US5043820A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Focal plane array readout employing one capacitive feedback transimpedance amplifier for each column
Assignee: Raytheon Co
•
Filing: 1989-03-27
•
Granted: 1991-08-27
•
Expires: 2009-03-27
Abstract
Abstract A readout circuit for use with a focal plane array that employs a single transistor in each unit cell and a single capacitive feedback transimpedance amplifier to process the outputs of each column of detector elements of the array. The capacitive feedback transimpedance amplifiers extract the signals associated with the pixels along a particular row of the array. The present invention permits high performance readouts to be constructed with very little circuitry in the unit cells. Only a single minimum sized transistor switch is required in each unit cell to perform readout and reset functions for the array. In the disclosed embodiment, the readout circuit comprises an array of unit cells, each cell comprising a detector input circuit, a single transistor and a single charge storage capacitor. Row address circuits are coupled to the cells in each row of the array. A plurality of capacitive feedback transimpedance amplifiers are coupled to the cells in each column of the array. The amplifiers process charge derived from the detector elements and stored in the charge storage capacitor of each unit cell. Column multiplexing circuits multiplex the output signals provided by each of the amplifiers. Column address circuits are coupled to the column multiplexing circuits which couple output signals from each of the multiplexer circuits as the output from the readout circuit.
Inventors
- 👤 Richard H. Wyles
- 👤 James L. Gates
- 👤 Steven D. Gaalema
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 19:05
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4096; H; H04; H04N; H04N25/00; H04N25/70; H04N25/76; H04N25/767; H04N25/78
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
158 words
A focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising charge storage and transfer means for receiving and storing charge derived from the detector elements of the focal plane array; row address means coupled to each row of unit cells of the array; a plurality of capacitive feedback transimpedance amplifiers, one capacitive feedback transimpedance amplifier coupled to the cells in each column of unit cells of the array for processing charge stored in the charge storage and transfer means of the unit cells; column multiplexing means coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided thereby; and column address means coupled to the column multiplexing means for addressing each of the column multiplexing means and for coupling output signals provided thereby out of the readout circuit.
Claim 2
Dependent Claim
158 words
A focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising charge storage and transfer means for receiving and storing charge derived from the detector elements of the focal plane array; row address means coupled to each row of unit cells of the array; a plurality of capacitive feedback transimpedance amplifiers, one capacitive feedback transimpedance amplifier coupled to the cells in each column of unit cells of the array for processing charge stored in the charge storage and transfer means of the unit cells; column multiplexing means coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided thereby; and column address means coupled to the column multiplexing means for addressing each of the column multiplexing means and for coupling output signals provided thereby out of the readout circuit.
Claim 3
Dependent Claim
25 words
The focal plane array readout circuit of claim 1 which further comprises: charge injection means coupled to the input of each capacitive feedback transimpedance amplifier.
Claim 4
Dependent Claim
25 words
The focal plane array readout circuit of claim 1 which further comprises: clamp circuit means coupled to the output of each capacitive feedback transimpedance amplifier.
Claim 5
Dependent Claim
25 words
The focal plane array readout circuit of claim 1 which further comprises: buffer circuit means coupled to the output of each capacitive feedback transimpedance amplifier.
Claim 6
Dependent Claim
23 words
The focal plane array readout circuit of claim 4 which further comprises: sample and hold circuit means coupled to the buffer circuit means.
Claim 7
Dependent Claim
179 words
Focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising a detector input circuit, a single transistor and a single charge storage capacitor; a plurality of row address circuits respectively coupled to the cells in a selected row of the array; a plurality of capacitive feedback transimpedance amplifiers equal to the number of columns of detector elements, each amplifier respectively coupled to the cells in a selected column of the array for processing charge stored in the charge storage capacitor of each unit cell in parallel with the unit cells in the other columns; a plurality of column multiplexing circuits coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided by each of the amplifiers; and a plurality of column address circuits respectively coupled to the column multiplexing circuits for coupling output signals provided by each of the multiplexers as the focal plane array output from the readout circuit.
Claim 8
Dependent Claim
179 words
Focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising a detector input circuit, a single transistor and a single charge storage capacitor; a plurality of row address circuits respectively coupled to the cells in a selected row of the array; a plurality of capacitive feedback transimpedance amplifiers equal to the number of columns of detector elements, each amplifier respectively coupled to the cells in a selected column of the array for processing charge stored in the charge storage capacitor of each unit cell in parallel with the unit cells in the other columns; a plurality of column multiplexing circuits coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided by each of the amplifiers; and a plurality of column address circuits respectively coupled to the column multiplexing circuits for coupling output signals provided by each of the multiplexers as the focal plane array output from the readout circuit.
Claim 9
Dependent Claim
43 words
The focal plane array readout circuit of claim 6 which further comprises: charge injection means respectively coupled to the inputs of the plurality of capacitive feedback transimpedance amplifiers for injecting charge into the capacitive feedback transimpedance amplifiers to adjust the operating point thereof.
Claim 10
Dependent Claim
37 words
The focal plane array readout circuit of claim 6 which further comprises: clamp circuit means respectively coupled to the outputs of the plurality of capacitive feedback transimpedance amplifiers for reducing reset noise and eliminating DC nonuniformities therein.
Claim 11
Dependent Claim
33 words
The focal plane array readout circuit of claim 6 which further comprises: buffer circuit means respectively coupled to the outputs of the plurality of capacitive feedback transimpedance amplifiers for preventing gain reduction therein.
Claim 12
Dependent Claim
38 words
The focal plane array readout circuit of claim 9 which further comprises: sample and hold circuit means respectively coupled to each of the buffer circuit means for isolating the respective capacitive feedback transimpedance amplifiers during column multiplexing operations.
Claim 13
Dependent Claim
201 words
Focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising a detector input circuit, a single transistor and a single charge storage capacitance; a plurality of row address circuits respectively coupled to respective gates of the transistors in a selected row of unit cells of the array; a plurality of capacitive feedback transimpedance amplifiers equal to the number of columns of detector elements, each capacitive feedback transimpedance amplifier coupled to the transistors in a selected column of unit cells of the array for processing charge stored in the charge storage capacitance of each unit cell of a selected row of the unit cells in parallel; a plurality of column multiplexing circuits coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided by each of the amplifiers; and a plurality of column address circuits respectively coupled to the column multiplexing circuits for addressing each of the plurality of column multiplexing circuits for coupling output signals provided by each of the multiplexer circuits as the focal plane array output from the readout circuit.
Claim 14
Dependent Claim
201 words
Focal plane array readout circuit for use with a focal plane array having a predetermined number of rows and columns of detector elements, said readout circuit comprising: an array of unit cells, each cell comprising a detector input circuit, a single transistor and a single charge storage capacitance; a plurality of row address circuits respectively coupled to respective gates of the transistors in a selected row of unit cells of the array; a plurality of capacitive feedback transimpedance amplifiers equal to the number of columns of detector elements, each capacitive feedback transimpedance amplifier coupled to the transistors in a selected column of unit cells of the array for processing charge stored in the charge storage capacitance of each unit cell of a selected row of the unit cells in parallel; a plurality of column multiplexing circuits coupled to respective ones of the capacitive feedback transimpedance amplifiers for multiplexing output signals provided by each of the amplifiers; and a plurality of column address circuits respectively coupled to the column multiplexing circuits for addressing each of the plurality of column multiplexing circuits for coupling output signals provided by each of the multiplexer circuits as the focal plane array output from the readout circuit.
Claim 15
Dependent Claim
31 words
The focal plane array readout circuit of claim 11 which further comprises: a plurality of charge injection circuits respectively coupled to the inputs of each of the capacitive feedback transimpedance amplifiers.
Claim 16
Dependent Claim
30 words
The focal plane array readout circuit of claim 11 which further comprises: a plurality of clamp circuits respectively coupled to the output of each of the capacitive feedback transimpedance amplifiers.
Claim 17
Dependent Claim
30 words
The focal plane array readout circuit of claim 11 which further comprises: a plurality of buffer circuits respectively coupled to the output of each of the capacitive feedback transimpedance amplifiers.
Claim 18
Dependent Claim
25 words
The focal plane array readout circuit of claim 14 which further comprises: a plurality of sample and hold circuits respectively coupled to the buffer circuits.
References Cited (Backward Citations)
US3852714A
Cited
US3949162A
Cited
US4345148A
Cited
US4529886A
Cited
US4786831A
Cited
US4814629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-26 | 1995-02-25 | 1995-08-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-26 | 1999-02-25 | 1999-08-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-26 | 2003-02-25 | 2003-08-27 | $7700.00 | Window Closed / Lapsed |