§
Luxuse
Patent Intelligence
Sign In
Patent US5963735A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5963735A Expired / Lapsed US ⏱️ 0.0 years remaining

Hardware logic emulation system

Assignee: Quickturn Design Systems Inc
•
Filing: 1997-05-29
•
Granted: 1999-10-05
•
Expires: 2017-05-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for physical emulation of electronic circuits or systems includes a data entry workstation where a user may input data representing the circuit or system configuration. This data is converted to a form suitable for programming an array of programmable gate elements provided with a richly interconnected architecture. Provision is made for externally connecting VLSI devices or other portions of a user's circuit or system. A network or internal probing interconnections is made available by utilization of unused circuit paths in the programmable gate arrays.

Inventors

  • 👤 Stephen P. Sample
  • 👤 Michael R. D'Amour
  • 👤 Thomas S. Payne

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 02:52
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/331

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 154 words
An hardware logic emulation system comprising: a printed circuit board having an emulation array disposed thereon, said emulation array comprising: a plurality of first programmable integrated circuits, said first programmable integrated circuits having programmable functional logic elements and input/output terminals capable of being connected to at least some of said functional logic elements; at least one second programmable integrated circuit, said second programmable integrated circuit containing reprogrammable electrical conductors capable of reconfigurably interconnecting selected input/output terminals of selected ones of said plurality of first programmable integrated circuits such that selected functional logic elements in one of said selected ones of said plurality of first programmable integrated circuits containing functional logic elements can be electrically coupled to selected functional logic elements in another of said plurality of said first programmable integrated circuits; and an interface structure including circuitry which provides electrical paths for signals carrying signal information between an external system and said emulation array.
Claim 2
Dependent Claim 154 words
An hardware logic emulation system comprising: a printed circuit board having an emulation array disposed thereon, said emulation array comprising: a plurality of first programmable integrated circuits, said first programmable integrated circuits having programmable functional logic elements and input/output terminals capable of being connected to at least some of said functional logic elements; at least one second programmable integrated circuit, said second programmable integrated circuit containing reprogrammable electrical conductors capable of reconfigurably interconnecting selected input/output terminals of selected ones of said plurality of first programmable integrated circuits such that selected functional logic elements in one of said selected ones of said plurality of first programmable integrated circuits containing functional logic elements can be electrically coupled to selected functional logic elements in another of said plurality of said first programmable integrated circuits; and an interface structure including circuitry which provides electrical paths for signals carrying signal information between an external system and said emulation array.
Claim 3
Dependent Claim 25 words
The hardware logic emulation system of claim 1 wherein said first programmable integrated circuit and said second programmable integrated circuit comprise programmable gate array devices.
Claim 4
Dependent Claim 28 words
The hardware logic emulation system of claim 2 wherein said first programmable integrated circuit and said second programmable integrated circuit comprise identical types of programmable gate array devices.
Claim 5
Dependent Claim 19 words
The hardware logic emulation system of claim 1 wherein said interface structure is a part of said emulation array.

References Cited (Backward Citations)

US3106698A Cited
US3287702A Cited
US3287703A Cited
US3473160A Cited
US4315315A Cited
GB1444084A Cited
US3928730A Cited
US4020469A Cited
US4032899A Cited
US4306286A Cited
US4357678A Cited
US4386403A Cited
US4365294A Cited
US4459694A Cited
US4404635A Cited
US4510602A Cited
US4488354A Cited
US4503386A Cited
US4656580A Cited
US4525789A Cited
US4541071A Cited
US4539564A Cited
US4613940A Cited
US4527115A Cited
US4578761A Cited
US4791602A Cited
US4612618A Cited
US4621339A Cited
US4593363A Cited
US4577276A Cited
US4600846A Cited
US4675832A Cited
US4656592A Cited
US4870302A Cited
US4695999A Cited
US4949275A Cited
US4782440A Cited
US4642487A Cited
US4713557A Cited
US4695740A Cited
US5023775A Cited
US4758985A Cited
US4706216A Cited
US4697241A Cited
US4752887A Cited
US4761768A Cited
US4766569A Cited
US4864165A Cited
US4747102A Cited
US4674089A Cited
US4942536A Cited
US4740919A Cited
US4935734A Cited
GB2180382B Cited
US4725835A Cited
US4882690A Cited
US4803636A Cited
US4722084A Cited
GB2182220B Cited
US4845633A Cited
US4700187A Cited
US4918594A Cited
US4835705A Cited
US4744084A Cited
US4823276A Cited
US4862347A Cited
US4777606A Cited
US4787061A Cited
US5083083A Cited
US4873459A Cited
US4758745A Cited
US4873459B1 Cited
US4758745B1 Cited
US4945503A Cited
US4768196A Cited
US4918440A Cited
US4811214A Cited
US4786904A Cited
US4849928A Cited
US4942615A Cited
US4924429A Cited
US4827427A Cited
US4965739A Cited
US4908772A Cited
US4815003A Cited
US4849904A Cited
US5093920A Cited
US4972372A Cited
US4951220A Cited
US4855669A Cited
US4901260A Cited
US4876466A Cited
US4958324A Cited
US5046017A Cited
US4922432A Cited
US4931946A Cited
US5253363A Cited
US4914612A Cited
US5003487A Cited
US4901259A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-04 2003-04-05 2003-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-04 2007-04-05 2007-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-04 2011-04-05 2011-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag