US4864165A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ECL programmable logic array with direct testing means for verification of programmed state
Assignee: GlobalFoundries Inc
•
Filing: 1988-01-05
•
Granted: 1989-09-05
•
Expires: 2008-01-05
Abstract
Abstract A novel ECL Programmable Logic Array (PLA) is provided which operates as an ECL PLA, having ECL voltage level compatible input and output leads, thereby providing a high-speed PLA. A unique programming means is provided which allows the ECL PLA to be programmed using TTL-compatible programming voltage levels, such as are provided by common and inexpensive prior art TTL PLA programmers. In another embodiment higher speed is achieved by the design of each sense amplifier using emitter function logic such that the sense transistor and load functions a cascode amplifier. In another embodiment a lower power PLA device is achieved by utilizing a switched current source pull down means for pulling down the rows of the PLA array. In another embodiment low power and user convenience is achieved by allowing each pair of output terminals to share a predefined set of product terms. In another embodiment of this invention, each output terminal is capable of having its output polarity programmed, in order to provide either a desired product term, or the inverse of that product term.
Inventors
- 👤 Barry A. Hoberman
- 👤 William E. Moss
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 22:53
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0016; H03K19/0175; H03K19/018; H03K19/01806; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
187 words
A logic array for receiving a plurality of input signals and providing one or more product terms comprising: ECL array means for combining a plurality of input signals and providing at least one product term, said ECL array means having a plurality of programming means arranged in a matrix of N rows by M columns, where N and M are positive integers; ECL input buffer means for receiving ECL input signals and providing signals to said array; ECL output buffer means for receiving said at least one product term and providing an ECL output signal corresponding to each said at least one product term; a plurality of access means, one for each of said programming means and being coupled to its associated programming means; means for directly testing the programmed state of each said programming means in response to test input signals having signal levels other than ECL voltage levels; and means for providing a verify output signal in response to the programmed state of a programming means being tested, said verify output signal not being dependent on the state of said one or more product terms.
Claim 2
Dependent Claim
187 words
A logic array for receiving a plurality of input signals and providing one or more product terms comprising: ECL array means for combining a plurality of input signals and providing at least one product term, said ECL array means having a plurality of programming means arranged in a matrix of N rows by M columns, where N and M are positive integers; ECL input buffer means for receiving ECL input signals and providing signals to said array; ECL output buffer means for receiving said at least one product term and providing an ECL output signal corresponding to each said at least one product term; a plurality of access means, one for each of said programming means and being coupled to its associated programming means; means for directly testing the programmed state of each said programming means in response to test input signals having signal levels other than ECL voltage levels; and means for providing a verify output signal in response to the programmed state of a programming means being tested, said verify output signal not being dependent on the state of said one or more product terms.
Claim 3
Dependent Claim
100 words
A logic array as in claim 1 wherein said access means comprise a bipolar transistor having a first current handling terminal connected to a supply voltage, a second current handling terminal connected to one end of its associated programming means, and a control terminal connected to receive an input signal, and wherein said means for directly testing comprises a verification transistor having a first current handling terminal connected to a supply voltage, a second current handling terminal connected to said means for providing a verify output signal, and a control terminal connected to said control terminal of said access means.
Claim 4
Dependent Claim
59 words
A logic array as in claim 2 which comprises a plurality of said verification transistors, each uniquely associated with one of said N rows, each of said first current handling terminals of said plurality of verification transistors being connected in common and each of said second current handling terminals of said plurality of verification transistors being connected in common.
Claim 5
Dependent Claim
59 words
A logic array as in claim 2 wherein said means for providing a verify output signal comprises: a verify output transistor having a control terminal for receiving signals from said verification transistor, a first current handling terminal connected to a supply voltage, and a second current handling terminal for providing said verify output signal at a verify output terminal.
Claim 6
Dependent Claim
29 words
A logic array as in claim 4 which further comprises a verification fuse connected in series with said verification transistor second current handling terminal and said verify output terminal.
References Cited (Backward Citations)
US4464750A
Cited
EP0093996A1
Cited
US4607177A
Cited
US4625129A
Cited
EP0105685A2
Cited
US4595875A
Cited
US4701695A
Cited
US4625311A
Cited
US4670708A
Cited
US4625162A
Cited
US4638243A
Cited
US4658253A
Cited
US4698589A
Cited
US4730273A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-09-04 | 1993-03-06 | 1993-09-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-09-04 | 1997-03-06 | 1997-09-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-09-04 | 2001-03-06 | 2001-09-05 | $7700.00 | Window Closed / Lapsed |