US4845633A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for programming graphically a programmable, asynchronous logic cell and array
Assignee: Atmel Corp
•
Filing: 1987-07-21
•
Granted: 1989-07-04
•
Expires: 2007-07-21
Abstract
Abstract A system for programming an asynchronous logic cell and a two- or three-dimensional array formed of such cells. Each cell comprises a number of exclusive-OR gates, Muller C-elements and programmable switches. The logic cell is reprogrammable and may even be reprogrammed dynamically, such as to perform recursive operations or simply to make use of hardware which is temporarily idle. Programming is accomplished by setting the states of the switches in each cell. A user-friendly programming environment facilitates the programming of the switches. The programming system facilitates the construction of circuits, circuit modules, black box elements and the like, with provision for storing such building blocks in a library for future reference. With an adequate library, custom hardware can be designed by simply mapping stored blocks onto chips and connecting them together. Further, because the array is regular and switch settings can produce logical wires, crossovers, connections and routings running both "horizontally" and "vertically", it is in general possible to "wire around" defective elements. If a large wafer contains defective cells, those cells can simply be avoided and bypassed, with the remainder of the wafer remaining useful. The programming system facilitates the rotation and reflection of blocks, to exploit the symmetry of the array and minimize unproductive cell area. The user is can see a representation of the chip as it is transformed by programming.
Inventors
- 👤 Frederick C. Furtek
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 23:42
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; G; G06; G06F; G06F30/00; G06F30/20; G06F30/22; G11; G11C; G11C29/00; G11C29/006; H03K19/17724; H03K19/17728; H03K19/17736; H03K19/1774; H03K19/17748; H03K19/17752; H03K19/17764; Y; Y10; Y10S; Y10S715/00; Y10S715/961; Y10S715/965; Y10S715/97
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
183 words
A method of generating programming instructions for configuring an array of programmable logic cells which comprise logic elements and programmable switch assemblies, each of such switch assemblies including at least one signal input lead and at least one signal output lead; such method comprising, on a work station having a display screen, input means, and a programmed processor for generating on the display screen displays of symbols representing logic elements, switch assemblies and their connections and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of switches; and b. generating a programming instruction in response to signals from the input means, such signals representing (i) selection of an output lead of a switch and (ii) selection of a source from among (a) an input lead of the switch, (b) a logical one signal and (c) a logical zero signal; said generating step providing such programming instruction in a form usable by the array of cells to configure said switch assembly to connect the selected output lead to the selected source.
Claim 2
Independent Claim
183 words
A method of generating programming instructions for configuring an array of programmable logic cells which comprise logic elements and programmable switch assemblies, each of such switch assemblies including at least one signal input lead and at least one signal output lead; such method comprising, on a work station having a display screen, input means, and a programmed processor for generating on the display screen displays of symbols representing logic elements, switch assemblies and their connections and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of switches; and b. generating a programming instruction in response to signals from the input means, such signals representing (i) selection of an output lead of a switch and (ii) selection of a source from among (a) an input lead of the switch, (b) a logical one signal and (c) a logical zero signal; said generating step providing such programming instruction in a form usable by the array of cells to configure said switch assembly to connect the selected output lead to the selected source.
Claim 3
Dependent Claim
20 words
The method of claim 1 wherein the programming instruction comprises a group of bits coded to effect the selected connection.
Claim 4
Dependent Claim
19 words
The method of claim 1, wherein step b is repeated for each switch assembly which is to be programmed.
Claim 5
Dependent Claim
43 words
The method of claim 1 further including the step of displaying on the display screen a listing of the generated switch programming instructions, with each programming instruction positioned on the display in the same position as the corresponding switch assembly in the array.
Claim 6
Dependent Claim
26 words
The method of claim 1, further including the step of changing the display on the display screen to indicate visually the then currently selected switch lead.
Claim 7
Dependent Claim
20 words
The method of claim 5 wherein the display is changed by changing a visual attribute of the selected switch lead.
Claim 8
Dependent Claim
34 words
The method of claim 1, further including the step of changing the display on the display screen to indicate visually the effect which is produced by programming the switch assembly with said programming instruction.
Claim 9
Dependent Claim
45 words
The method of claim 7 wherein the programming of the switch assembly is indicated by replacing a switch symbol on the display with a wire symbol connecting the selected signal input lead and the selected signal output lead when such leads are to be connected.
Claim 10
Dependent Claim
56 words
The method of claim 7 wherein the programming of the switch assembly is indicated by replacing the symbol of the logic element connected to the selected output lead thereof with a different symbol when the selected output lead of the switch assembly is to be connected to one of the logical one and logical zero sources.
Claim 11
Dependent Claim
31 words
The method of claim 1 further including the step of displaying the circuit which will be formed in the array by the programming of the switch assemblies with said programming instructions.
Claim 12
Dependent Claim
19 words
The method of claim 10 wherein the circuit is displayed in juxtaposition with a template representing the unprogrammed array.
Claim 13
Dependent Claim
13 words
The method of claim 11 wherein the circuit is superimposed on the template.
Claim 14
Independent Claim
158 words
A method useful in connection with generating programming instructions for configuring an array of programmable logic cells comprising logic elements and programmable switch assemblies; each programmable switch assembly having first and second signal input leads, first and second signal output leads, a zero input for connection to a logical zero source and a one input for connection to a logical one source; each of the switch assembly signal input leads and signal output leads being termed a "signal lead"; such method including, on a work station having a display screen, input means, and a programmed processor for generating displays for the display screen and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of cells; and b. responsive to an input signal from the input means, which input signal designates a first signal lead, producing on the display screen a visual manifestation of such designation.
Claim 15
Independent Claim
158 words
A method useful in connection with generating programming instructions for configuring an array of programmable logic cells comprising logic elements and programmable switch assemblies; each programmable switch assembly having first and second signal input leads, first and second signal output leads, a zero input for connection to a logical zero source and a one input for connection to a logical one source; each of the switch assembly signal input leads and signal output leads being termed a "signal lead"; such method including, on a work station having a display screen, input means, and a programmed processor for generating displays for the display screen and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of cells; and b. responsive to an input signal from the input means, which input signal designates a first signal lead, producing on the display screen a visual manifestation of such designation.
Claim 16
Dependent Claim
31 words
The method of claim 13 wherein the step of producing a visual manifestation of signal lead designation comprises the operation of causing a change in a display attribute of the lead.
Claim 17
Dependent Claim
64 words
The method of claim 13 including the further step of c. responsive to further signals from the input means, corresponding to designation of a second signal lead of the same switch assembly connectable to the first signal lead, generating a programming instruction usable by the array of cells to program the switch assembly to connect the first signal lead with the second signal lead.
Claim 18
Dependent Claim
32 words
The method of claim 15 including the further step of: d. displaying on the display screen a visual representation of the connection of the first signal lead with the second signal lead.
Claim 19
Independent Claim
138 words
A method of generating programming instructions for configuring an array of programmable logic cells each of which comprises a plurality of logic elements and at least one programmable switch assembly; each programmable switch assembly being programmable to assume one of a predetermined number of states in response to a programming instruction; such method including, on a work station having a display screen, input means, and a programmed processor for generating displays for the display screen and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of cells; b. receiving from the input means a signal representing the intended state of a switch assembly selected from among the available states; and c. generating a programming instruction for programming the switch assembly to assume the intended state.
Claim 20
Independent Claim
138 words
A method of generating programming instructions for configuring an array of programmable logic cells each of which comprises a plurality of logic elements and at least one programmable switch assembly; each programmable switch assembly being programmable to assume one of a predetermined number of states in response to a programming instruction; such method including, on a work station having a display screen, input means, and a programmed processor for generating displays for the display screen and for processing input from the input means, the steps of: a. providing on the display screen a template representing an unprogrammed array of cells; b. receiving from the input means a signal representing the intended state of a switch assembly selected from among the available states; and c. generating a programming instruction for programming the switch assembly to assume the intended state.
Claim 21
Dependent Claim
22 words
The method of claim 17 including the further step of producing on the display screen a visual manifestation of such state selection.
References Cited (Backward Citations)
US31287A
Cited
US3731073A
Cited
US3912914A
Cited
US4068214A
Cited
USRE31287E
Cited
US4293783A
Cited
US4451895A
Cited
US4431928A
Cited
US4422072A
Cited
US4414547A
Cited
EP0094234A2
Cited
US4642487A
Cited
EP0204034A2
Cited
US4700187A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |