US4510602A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic apparatus for entering, processing and transmitting data
Assignee: Fordahl SARL
•
Filing: 1982-06-09
•
Granted: 1985-04-09
•
Expires: 2002-06-09
Abstract
Abstract Logic apparatus for presenting results or commanding actions on the basis of furnished informtion. The apparatus includes three distinctive memories which are interrogated cyclically and in synchronism. The first distinctive memory contains instructions, while the second memory contains masking grid signals. The third memory contains pairs of input and output addresses. A logic comparator determines if a prerequisite condition is satisfied and distinctive channels or buses are used for intercommunication. A first bus applies inputs to the comparator, a register or an output unit; a second bus applies grid signals to the comparator, a register, or an output; and a third bus sends addresses to input and output units.
Inventors
- 👤 Jean Engdahl
- 👤 Jerome Formaz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 18:43
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/045; G05B2219/00; G05B2219/10; G05B2219/13; G05B2219/13084; G05B2219/15; G05B2219/15067
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
144 words
Programmable logic apparatus comprising first memory means for storing only instruction signals; second memory means, separate from said first memory means, for storying only grid signals which permit said instruction signals to be taken partly or completely into account; third memory means, separate from said first memory means and said second memory means, for storing only pairs of address signals at each storage location of said third memory means; means for addressing said first memory means, said second memory means and said third memory means cyclically and in synchronism for simultaneously extracting (1) a set of instruction signals, (2) a set of grid signals for partly or completely modifying said instruction signals and (3) a pair of different address signals; and means for comparing said instruction signals and said grid signals for determining if a prescribed condition is satisfied for the continuation of processing.
Claim 2
Dependent Claim
144 words
Programmable logic apparatus comprising first memory means for storing only instruction signals; second memory means, separate from said first memory means, for storying only grid signals which permit said instruction signals to be taken partly or completely into account; third memory means, separate from said first memory means and said second memory means, for storing only pairs of address signals at each storage location of said third memory means; means for addressing said first memory means, said second memory means and said third memory means cyclically and in synchronism for simultaneously extracting (1) a set of instruction signals, (2) a set of grid signals for partly or completely modifying said instruction signals and (3) a pair of different address signals; and means for comparing said instruction signals and said grid signals for determining if a prescribed condition is satisfied for the continuation of processing.
Claim 3
Dependent Claim
76 words
Apparatus in accordance with claim 1 further including a first bus for applying an input to the comparing means, a register or an output unit, or for applying an instruction to said register or said output unit; a second bus for applying said grid signal to said comparator, said register or said output unit; and a third bus for transmitting said pair of different address signals to said output unit and to an input unit, respectively.
Claim 4
Dependent Claim
53 words
Apparatus in accordance with claim 1 further including means, connected to the comparing means, for indicating if a succession of comparisons satisfies a logic equation of AND and OR operations presented in the form of a sum of products or a product of sums, to determine if a prescribed instruction provides valid inputs.
Claim 5
Dependent Claim
53 words
Apparatus in accordance with claim 2 further including means, connected to said comparing means, for indicating if a succession of comparisons satisfies a logic equation of AND and OR operations presented in the form of a sum of products or a product of sums, to determine if a prescribed instruction provides valid inputs.
Claim 6
Dependent Claim
57 words
Apparatus in accordance with claim 1 further including a plurality of peripheral, decentralized units which are connected to be acted upon by the program stored in the first, second and third memories, or are connected to act independently of said program, to permit arithmetic and comparison operations without interfering with, or delaying, the execution of said program.
Claim 7
Dependent Claim
57 words
Apparatus in accordance with claim 2 further including a plurality of peripheral, decentralized units which are connected to be acted upon by the program stored in the first, second and third memories, or are connected to act independently of said program, to permit arithmetic and comparison operations without interfering with, or delaying, the execution of said program.
Claim 8
Dependent Claim
57 words
Apparatus in accordance with claim 3 further including a plurality of peripheral, decentralized units which are connected to be acted upon by the program stored in the first, second and third memories, or are connected to act independently of said program, to permit arithmetic and comparison operations without interfering with, or delaying, the execution of said program.
Claim 9
Dependent Claim
57 words
Apparatus in accordance with claim 1 further including means, connected to the addressing means, for limiting the addressing of said first memory means, said second memory means, and said third memory means to a limited range between an initial address and a final address, to free the remaining portions of the memories for secondary and diagnostic programs.
Claim 10
Dependent Claim
29 words
Apparatus in accordance with claim 1 further including logic means for permitting the presentation of conditions and decisions in mnemonic form and translation into programmable instructions for the memory.
Claim 11
Independent Claim
145 words
The method of operating logic apparatus which comprises the steps of: (a) storing only instructions signals in a first memory; (b) storing only grid signals, which permit said instructions signals to be taken partly or completely into account, in a second, separate memory; (c) storing a pair of different address signals at each storage location in a third memory which is separate from said first memory and said second memory; (d) addressing said first memory, said second memory and said third memory cyclically and in synchronism for simultaneously extracting (1) a set of instruction signals, (2) a set of grid signals for partly or completely modifying said instruction signals, and (3) a pair of different address signals; and (e) comparing at least said instruction signals and said grid signals for determining if a prescribed condition is satisfied for continuing the operation of said logic apparatus.
Claim 12
Independent Claim
145 words
The method of operating logic apparatus which comprises the steps of: (a) storing only instructions signals in a first memory; (b) storing only grid signals, which permit said instructions signals to be taken partly or completely into account, in a second, separate memory; (c) storing a pair of different address signals at each storage location in a third memory which is separate from said first memory and said second memory; (d) addressing said first memory, said second memory and said third memory cyclically and in synchronism for simultaneously extracting (1) a set of instruction signals, (2) a set of grid signals for partly or completely modifying said instruction signals, and (3) a pair of different address signals; and (e) comparing at least said instruction signals and said grid signals for determining if a prescribed condition is satisfied for continuing the operation of said logic apparatus.
References Cited (Backward Citations)
US4380805A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-08 | 1988-10-08 | 1989-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-08 | 1992-10-08 | 1993-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-08 | 1996-10-08 | 1997-04-09 | $7700.00 | Window Closed / Lapsed |