US5666480A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault-tolerant hierarchical bus system and method of operating same
Assignee: Peraso Inc
•
Filing: 1995-06-06
•
Granted: 1997-09-09
•
Expires: 2015-06-06
Abstract
Abstract A fault-tolerant, high-speed wafer scale system comprises a plurality of functional modules, a parallel hierarchical bus which is fault-tolerant to defects in an interconnect network, and one or more bus masters. This bus includes a plurality of bus lines segmented into sections and linked together by programmable bus switches and bus transceivers or repeaters in an interconnect network. By: 1) use of small block size (512K bit) for the memory modules; 2) use of programmable identification register to facilitate dynamic address mapping and relatively easy incorporation of global redundancy; 3) Use of a grid structure for the bus to provide global redundancy for the interconnect network; 4) Use of a relatively narrow bus consisting of 13 signal lines to keep the total area occupied by the bus small; 5) Use of segmented bus lines connected by programmable switches and programmable bus transceivers to facilitate easy isolation of bus defects; 6) use of special circuit for bus transceivers and asynchronous handshakes to facilitate dynamic bus configuration; 7) use of programmable control register to facilitate run-time bus reconfiguration; 8) Use of spare bus lines to provide local redundancy for the bus; and 9) Use of spare rows and columns in the memory module to provide local redundancy, high defect tolerance in the hierarchical bus is obtained.
Inventors
- 👤 Wingyu Leung
- 👤 Fu-Chieh Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 14:40
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0272; G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1012; G06F11/1032; G06F11/16; G06F11/20; G06F11/2002; G06F11/2007; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077; G11; G11C; G11C29/00; G11C29/006; G11C29/04; G11C29/08; G11C29/48; G11C29/70; G11C29/76; G11C29/78; G11C29/80; G11C29/808; G11C29/83; G11C29/832; G11C29/88; H04L25/026; H04L5/00; H04L5/14; H04L5/1461; H10; H10P; H10P74/00; H10P74/23; H10P74/232; G06F11/006; G11C2029/0401; G11C2029/0411; G11C29/12; G11C2029/4402; G11C29/81; G11C5/00; G11C5/02; G11C5/04; H04L25/028; H04L25/029; H04L25/0292; H10D; H10D89/00; Y; Y10; Y10S; Y10S257/00; Y10S257/907
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
175 words
A fault-tolerant hierarchical bus system comprising: a bus master adapted to be connected to a module-requesting device through a system bus of a digital system; a root bus branch in a first level of the hierarchical bus system, the root bus branch being coupled to the bus master; a first level transceiver connected to said root bus branch; a plurality of bus segments in a second level of the hierarchical bus system, the bus segments being arranged in a grid, wherein the bus segments are coupled to the bus master through the root bus branch and the first level transceiver; a plurality of second level transceivers and bus switches coupled to the bus segments; a plurality of local bus interconnect segments in a third level of the hierarchical bus system, the local bus interconnect segments being coupled to the bus segments; a plurality of third level transceivers, each being connected to a corresponding one of the local bus interconnect segments; and a plurality of circuit modules coupled to each of said local bus interconnect segments.
Claim 2
Dependent Claim
175 words
A fault-tolerant hierarchical bus system comprising: a bus master adapted to be connected to a module-requesting device through a system bus of a digital system; a root bus branch in a first level of the hierarchical bus system, the root bus branch being coupled to the bus master; a first level transceiver connected to said root bus branch; a plurality of bus segments in a second level of the hierarchical bus system, the bus segments being arranged in a grid, wherein the bus segments are coupled to the bus master through the root bus branch and the first level transceiver; a plurality of second level transceivers and bus switches coupled to the bus segments; a plurality of local bus interconnect segments in a third level of the hierarchical bus system, the local bus interconnect segments being coupled to the bus segments; a plurality of third level transceivers, each being connected to a corresponding one of the local bus interconnect segments; and a plurality of circuit modules coupled to each of said local bus interconnect segments.
Claim 3
Dependent Claim
20 words
A bus system as in claim 1, wherein said bus switches are programmable to isolate defective bus segments and modules.
Claim 4
Dependent Claim
18 words
A bus system as in claim 2, wherein each of said bus switches includes a plurality of anti-fuses.
Claim 5
Dependent Claim
17 words
A bus system as in claim 1, wherein said circuit modules comprise active modules and spare modules.
Claim 6
Dependent Claim
16 words
A bus system as in claim 1, wherein said grid is mapped into a tree structure.
Claim 7
Dependent Claim
17 words
A bus system as in claim 5, wherein said grid is mapped into a disjointed tree structure.
Claim 8
Dependent Claim
29 words
A bus system as in claim 1, wherein each of said bus switches comprises a cross-bar switch which is programmable to connect up to four of the bus segments.
Claim 9
Dependent Claim
59 words
A bus system as defined in claim 1, further comprising: a second bus master; a second root bus branch in the first level of the hierarchical bus system, the second root bus branch being coupled to the second bus master and to the plurality of bus segments; and a second first-level transceiver connected to the second root bus branch.
Claim 10
Dependent Claim
18 words
A bus system as in claim 1, wherein said bus switches are located at vertices of the grid.
Claim 11
Dependent Claim
33 words
A bus system as in claim 1, wherein each local bus interconnect segment is connected to a corresponding bus segment between one of said bus switches and one of said second level transceivers.
Claim 12
Dependent Claim
19 words
A bus system as in claim 1, wherein four circuit modules are coupled to each local bus interconnect segment.
Claim 13
Dependent Claim
30 words
A bus system as in claim 1, wherein said first level transceiver, said second level transceivers, and said third level transceivers each include a corresponding set of bi-directional tri-state buffers.
Claim 14
Dependent Claim
23 words
A bus system as in claim 12, wherein said bi-directional, tri-state buffers can be disabled through programmable switches in said bi-directional, tri-state buffers.
Claim 15
Dependent Claim
28 words
A bus system as in claim 12, wherein each transceiver further comprises a control unit for controlling a direction of communication through the corresponding set of tri-state buffers.
Claim 16
Dependent Claim
93 words
A bus system as in claim 14, wherein each control unit receives a first pair of input signals, a second pair of input signals, and an input select signal, the input select signal having a first state which selects the first pair of input signals for use by the control unit and a second state which selects the second pair of input signals for use by the control unit, the state of the input select signal being selected in accordance with the physical location of the corresponding transceiver relative to the bus master.
Claim 17
Dependent Claim
34 words
A bus system as in claim 15, wherein each control unit provides two output signals in response to the selected pair of input signals, the output signals controlling the corresponding set of tri-state buffers.
Claim 18
Dependent Claim
25 words
A bus system as in claim 14, wherein said control unit comprises an identification register for storing a communication address which corresponds to said transceiver.
Claim 19
Dependent Claim
66 words
A bus system as in claim 17, wherein said control unit further comprises: a control register for storing information used to configure said control unit; and a comparator which is connected to receive the communication address from the identification register and a bus address from the bus master, wherein the comparator enables the control register to be loaded when the bus address matches the communication address.
Claim 20
Dependent Claim
21 words
A bus system as in claim 17, wherein said identification register comprises a non-volatile programmable element for storing the communication address.
References Cited (Backward Citations)
US3835530A
Cited
US3585378A
Cited
US3651473A
Cited
US3761879A
Cited
US3810301A
Cited
US3849872A
Cited
US3803562A
Cited
US3983537A
Cited
US4038648A
Cited
US4007452A
Cited
US4071887A
Cited
US4063225A
Cited
US4092733A
Cited
US4132869A
Cited
US4188670A
Cited
US4227045A
Cited
US4215430A
Cited
US4355387A
Cited
US4319356A
Cited
US4329685A
Cited
US4379327A
Cited
US4407014A
Cited
US4458297A
Cited
US4467400A
Cited
US4494196A
Cited
US4400794A
Cited
US4639861A
Cited
US4615017A
Cited
US4649384A
Cited
US4605928A
Cited
US4639933A
Cited
US4897818A
Cited
US4627058A
Cited
US4703436A
Cited
US4646298A
Cited
US4637073A
Cited
US4663758A
Cited
US4736365A
Cited
US4653050A
Cited
US4630355A
Cited
US4707808A
Cited
US4667328A
Cited
US5206832A
Cited
US4823363A
Cited
US4719621A
Cited
US4907062A
Cited
US4847615A
Cited
US4906987A
Cited
US4872137A
Cited
US4876700A
Cited
US4680780A
Cited
US4890224A
Cited
US4866508A
Cited
US4937203A
Cited
US4943914A
Cited
US4881232A
Cited
US5133064A
Cited
US4855613A
Cited
US4926382A
Cited
US5045725A
Cited
US4943966A
Cited
US5055897A
Cited
US4884122A
Cited
US5001712A
Cited
US4912633A
Cited
US4985895A
Cited
US4984192A
Cited
US5111434A
Cited
US4970724A
Cited
US5077738A
Cited
US4980765A
Cited
US4974048A
Cited
EP0389203A2
Cited
US5043820A
Cited
US5020020A
Cited
US5379258A
Cited
US5111271A
Cited
US4955020A
Cited
US5187779A
Cited
US5077737A
Cited
US5218686A
Cited
US5125006A
Cited
US5161152A
Cited
US5021985A
Cited
US5077596A
Cited
US5128737A
Cited
US5118975A
Cited
US5103424A
Cited
US5252507A
Cited
US5243703A
Cited
US5261077A
Cited
US5278967A
Cited
US5214657A
Cited
US5243623A
Cited
US5159273A
Cited
US5131015A
Cited
US5204836A
Cited
US5247522A
Cited
US5265216A
Cited
US5329559A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-09-08 | 2001-03-10 | 2001-09-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-09-08 | 2005-03-10 | 2005-09-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-09-08 | 2009-03-10 | 2009-09-09 | $7700.00 | Window Closed / Lapsed |