Patent US5287017A successfully refreshed from Google Patents.
US5287017A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device macrocell with two OR array inputs
Assignee: Micron Technology Inc
•
Filing: 1992-05-15
•
Granted: 1994-02-15
•
Expires: 2012-05-15
Abstract
Abstract A programmable logic device (PLD) is disclosed, which can efficiently, in a realestate sense, emulate a Mealy state machine. Specifically, there is a PLD which has macrocells which accept signals from two separate logical OR arrays. Where the first array and macrocell produces a latched output signal and the second array and macrocell circuit produces a non-latched output signal.
Inventors
- 👤 Varadarajan L. Narasimhan
- 👤 Kurt P. Douglas
- 👤 Paul S. Zagar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 17:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17724; H03K19/17728; H03K19/17704
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
171 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively a first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving a first electrical signal from the first OR array, consisting essentially of: a first means for outputting a true and complement signal in response to receiving the first signal; second means for receiving the true and complement signals, and for outputting a second signal which is either the true or complement signal; register means for receiving the second signal, and for outputting a third signal; third means for receiving the second signal and outputting the second signal; tri-state means, receiving the second signal from the third means, for controlling the outputting of the third signal, and outputting the second signal; and an output pad that receives the second signal from the tri-state means and outputting the second signal outside of the macrocell.
Claim 2
Dependent Claim
171 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively a first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving a first electrical signal from the first OR array, consisting essentially of: a first means for outputting a true and complement signal in response to receiving the first signal; second means for receiving the true and complement signals, and for outputting a second signal which is either the true or complement signal; register means for receiving the second signal, and for outputting a third signal; third means for receiving the second signal and outputting the second signal; tri-state means, receiving the second signal from the third means, for controlling the outputting of the third signal, and outputting the second signal; and an output pad that receives the second signal from the tri-state means and outputting the second signal outside of the macrocell.
Claim 3
Dependent Claim
187 words
The programmable logic device of claim 1, where in the macrocell, receiving a single input from each of the exclusive first and second OR arrays, further comprising: a second circuit path receiving a first electrical signal from the first OR array, consisting essentially of: first means, responsive to the first signal, for outputting a true and complement signal, responsive to the first signal; second means for receiving the true and complement signals, and for outputting only one of the true or complement signals; register means for receiving the output of the second means and outputting a second electrical signal, being a true signal from the register means; third means for receiving and outputting the second signal; tri-state means, receiving the second signal from the third means, for controlling the outputting of the second signal, and outputting the second signal to an output pad; fourth means for also receiving the second signal from the tri-state means and outputting the second signal; fifth means for receiving the second signal, from the fourth means, and for outputting a true and complement signal, from the second signal, to the AND array.
Claim 4
Dependent Claim
160 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively and the only first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving the first electrical signal from a first OR array, consisting essentially of: first means for outputting a true and complement signal in response to the received first signal; second means for receiving the true and compliment signals and for outputting only one of the true or complement signals; register means for receiving the output of the second means, and for outputting a second electrical signal, being a complement signal from the register means; third means for receiving the second signal and for outputting a third signal; fifth means for receiving the third signal and for outputting a true and complement signal from the third signal to the AND array.
Claim 5
Dependent Claim
160 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively and the only first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving the first electrical signal from a first OR array, consisting essentially of: first means for outputting a true and complement signal in response to the received first signal; second means for receiving the true and compliment signals and for outputting only one of the true or complement signals; register means for receiving the output of the second means, and for outputting a second electrical signal, being a complement signal from the register means; third means for receiving the second signal and for outputting a third signal; fifth means for receiving the third signal and for outputting a true and complement signal from the third signal to the AND array.
Claim 6
Dependent Claim
286 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only two inputs from the OR arrays, a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true or complement signal; iii) register means for receiving the second signal and outputting a third signal; iv) third means for receiving the third signal and for outputting the third signal; v) tri-state means, for receiving the third signal from the third means, for controlling the outputting of the third signal, and outputting the third signal; vi) an output pad for receiving the third signal and outputting the third signal out of the macrocell; and b) a second circuit path receiving the first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true or complement signal; iii) register means for receiving the second signal and outputting a third signal, being a complement signal from the register means; iv) third means, responsive to the third signal, for outputting the third signal; and v) fifth means for receiving the fourth signal and outputting a true and complement signal from the fourth signal to the AND array.
Claim 7
Dependent Claim
286 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only two inputs from the OR arrays, a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true or complement signal; iii) register means for receiving the second signal and outputting a third signal; iv) third means for receiving the third signal and for outputting the third signal; v) tri-state means, for receiving the third signal from the third means, for controlling the outputting of the third signal, and outputting the third signal; vi) an output pad for receiving the third signal and outputting the third signal out of the macrocell; and b) a second circuit path receiving the first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true or complement signal; iii) register means for receiving the second signal and outputting a third signal, being a complement signal from the register means; iv) third means, responsive to the third signal, for outputting the third signal; and v) fifth means for receiving the fourth signal and outputting a true and complement signal from the fourth signal to the AND array.
Claim 8
Dependent Claim
131 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively a first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad.
Claim 9
Dependent Claim
131 words
A programmable logic device, comprising: a) a programmable AND array; b) exclusively a first and second programmable OR array, receiving inputs from the AND array; c) a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad.
Claim 10
Dependent Claim
157 words
The programmable logic device of claim 5, wherein the macrocell further comprises: a second circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal of the first signal; ii) second means, responsive to the true and complement signals, for outputting a second signal which is either the true or complement signal; iii) a third means for receiving and outputting the second signal; iv) tri-state means, receiving the second signal, for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad; v) fourth means, responsive to the second signal routed from the tri-state device, for outputting the second signal; and vi) fifth means, responsive to the second signal routed from the fourth means, for outputting a true and complement signal, from the second signal, to the AND array.
Claim 11
Dependent Claim
274 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only two inputs from the OR arrays, a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, electrically coupled to the first signal, for outputting a true and complement signal in response to the first signal; ii) second means, electrically coupled to the true and complement signals, for outputting a second signal which is either the true or complement signal; and iii) third means for receiving and outputting the second signal; iv) tri-state means for controlling the outputting of the second signal to an output pad and outputting the second signal to the output pad; and b) a second circuit path receiving the first electrical signal from the first OR array; consisting essentially of: i) first means, electrically coupled to the first electrical signal, for outputting a true and complement signal in response to the first signal; ii) second means, electrically coupled to the true and complement signals, for outputting a second signal which is either the true or complement signal; iii) register means for receiving the output of the second means, and for outputting a third electrical signal, being a complement signal from the register means, iv) fourth means, for receiving the output of the register means and for outputting the third signal to a fifth means for outputting a true and complement signal from the third signal to the AND array.
Claim 12
Dependent Claim
274 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only two inputs from the OR arrays, a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, electrically coupled to the first signal, for outputting a true and complement signal in response to the first signal; ii) second means, electrically coupled to the true and complement signals, for outputting a second signal which is either the true or complement signal; and iii) third means for receiving and outputting the second signal; iv) tri-state means for controlling the outputting of the second signal to an output pad and outputting the second signal to the output pad; and b) a second circuit path receiving the first electrical signal from the first OR array; consisting essentially of: i) first means, electrically coupled to the first electrical signal, for outputting a true and complement signal in response to the first signal; ii) second means, electrically coupled to the true and complement signals, for outputting a second signal which is either the true or complement signal; iii) register means for receiving the output of the second means, and for outputting a third electrical signal, being a complement signal from the register means, iv) fourth means, for receiving the output of the register means and for outputting the third signal to a fifth means for outputting a true and complement signal from the third signal to the AND array.
Claim 13
Dependent Claim
243 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad; and b) a second circuit path receiving the first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true of complement signal; iii) register means for receiving the second signal and outputting a third signal, being a complement signal from the register means; iv) third means, responsive to the third signal, for outputting the third signal; and v) fifth means for receiving the fourth signal and outputting a true and complement signal from the fourth signal to the AND array.
Claim 14
Dependent Claim
243 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a) a first circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad; and b) a second circuit path receiving the first electrical signal from the first OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal; ii) second means for receiving the true complement signals, and for outputting a second signal being either the true of complement signal; iii) register means for receiving the second signal and outputting a third signal, being a complement signal from the register means; iv) third means, responsive to the third signal, for outputting the third signal; and v) fifth means for receiving the fourth signal and outputting a true and complement signal from the fourth signal to the AND array.
Claim 15
Dependent Claim
199 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad; and b) a second circuit path receiving a first electronic signal from an alternate input, consisting essentially of i) an alternate input line; ii) first means for receiving the first signal, and for outputting the first signal; and iii) second means for receiving the first signal from the first means and for generating a true and complement signal from the first signal, and for outputting the generated signals to the AND array.
Claim 16
Dependent Claim
199 words
A programmable logic device, comprising: a programmable AND array; exclusively a first and second programmable OR array, receiving inputs from the AND array; a macrocell, receiving only a single input from each of the exclusive first and second OR arrays, including: a circuit path receiving a first electrical signal from the second OR array, consisting essentially of: i) first means, responsive to the first signal, for outputting a true and complement signal responsive to the first signal; ii) second means for outputting a second signal responsive to the true or complement signal; iii) third means for receiving and outputting the second signal; and iv) tri-state means for controlling the outputting of the second signal to an output pad, and outputting the second signal to the output pad; and b) a second circuit path receiving a first electronic signal from an alternate input, consisting essentially of i) an alternate input line; ii) first means for receiving the first signal, and for outputting the first signal; and iii) second means for receiving the first signal from the first means and for generating a true and complement signal from the first signal, and for outputting the generated signals to the AND array.
Claim 17
Dependent Claim
164 words
An integrated circuit, comprising: a) a programmable logic device including: input lines; a first programmable matrix, coupling the input lines; a plurality of logical AND gates, coupling to the outputs of the programmable matrix; a first and second plurality of logical OR gates; a second programmable matrix, coupling the outputs of the logical AND gates to the inputs of the first plurality of logical OR gates; a third programmable matrix, coupling the outputs of the logical AND gates to the inputs of the second plurality of logical OR gates; b) a plurality of macrocells, wherein each macrocell is coupled to only a single one output from each of the first and second logical OR gates, and each macrocell further includes: a memory element, exclusively electrically coupled to the first logical OR gates input; multiplexing means, electrically coupled to both the first and second logical OR gates single outputs, for outputting either the first or second logical OR gates single signal output of each macrocell.
Claim 18
Dependent Claim
164 words
An integrated circuit, comprising: a) a programmable logic device including: input lines; a first programmable matrix, coupling the input lines; a plurality of logical AND gates, coupling to the outputs of the programmable matrix; a first and second plurality of logical OR gates; a second programmable matrix, coupling the outputs of the logical AND gates to the inputs of the first plurality of logical OR gates; a third programmable matrix, coupling the outputs of the logical AND gates to the inputs of the second plurality of logical OR gates; b) a plurality of macrocells, wherein each macrocell is coupled to only a single one output from each of the first and second logical OR gates, and each macrocell further includes: a memory element, exclusively electrically coupled to the first logical OR gates input; multiplexing means, electrically coupled to both the first and second logical OR gates single outputs, for outputting either the first or second logical OR gates single signal output of each macrocell.
Claim 19
Dependent Claim
83 words
The integrated circuit of claim 10, further comprising: a complement signal generated by the memory element, electrically responsive to the single first OR array signal routing means for simultaneously routing the multiplexing means outputted signal; alternate input means for inputting an alternate input to the macrocell; multiplexer means for receiving three signals; one signal from each of the alternate input means, the routing means, and the complement signal, and thereby directing only one of the three signals back to the programmable AND array.
References Cited (Backward Citations)
US3287703A
Cited
US3287702A
Cited
US3296426A
Cited
US3423646A
Cited
US3313926A
Cited
US3473160A
Cited
US3462742A
Cited
US3535498A
Cited
US3514543A
Cited
US3602733A
Cited
US3566153A
Cited
US3702985A
Cited
US3742242A
Cited
US3737866A
Cited
US3757306A
Cited
US3774171A
Cited
US3798606A
Cited
US3818252A
Cited
US3816725A
Cited
US3818452A
Cited
GB1444084A
Cited
US3803587A
Cited
US3769525A
Cited
US3795901A
Cited
US3832489A
Cited
US3849638A
Cited
US3983538A
Cited
US3987410A
Cited
US3990045A
Cited
US3912947A
Cited
US3924243A
Cited
US3906255A
Cited
US3974366A
Cited
US3979730A
Cited
US4218740A
Cited
US4037089A
Cited
US3987286A
Cited
US3967059A
Cited
US4034356A
Cited
US4034349A
Cited
US4091359A
Cited
US4107785A
Cited
US4078259A
Cited
US4093998A
Cited
US4044312A
Cited
US4124899B1
Cited
US4124899A
Cited
US4128873A
Cited
US4422072A
Cited
US4717912A
Cited
US4554640A
Cited
US5027315A
Cited
US4742252A
Cited
US4963768A
Cited
US4758746A
Cited
US4763020A
Cited
US4763020B1
Cited
US4771285A
Cited
US5168177A
Cited
US4789951A
Cited
US4918641A
Cited
US4847612A
Cited
US5059828A
Cited
US5012135A
Cited
US4967107A
Cited
US5027011A
Cited
US5028821A
Cited
US5055718A
Cited
US5136188A
Cited
US5166556A
Cited
US5121006A
Cited
US5148391A
Cited
US5220215A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-14 | 1997-08-16 | 1998-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-14 | 2001-08-16 | 2002-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-14 | 2005-08-16 | 2006-02-15 | $7700.00 | Window Closed / Lapsed |