US4044312A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Comparison circuit for removing possibly false signals from a digital bit stream
Assignee: Telex Computer Products Inc
•
Filing: 1976-11-26
•
Granted: 1977-08-23
•
Expires: 1996-11-26
Abstract
Abstract A circuit for eliminating possibly false signals such as those due to contact bounce in electromechanical devices from a stream of digital pulses that represent the instantaneous states of selected conditions at successive intervals. The circuit includes a majority logic detector, two stores, one for storing the input signals, and one for storing the output of the majority logic detector, and means for feeding the input signals and the outputs of the two stores to respective inputs of the detector for comparison.
Inventors
- 👤 Remo J. D'Ortenzio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-22 17:16
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/013
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
95 words
A comparison circuit for removing possibly false signals from a digital bit stream comprising first and second stores each capable of storing one frame of a selected bit stream, comparison means for producing an instantaneous output signal corresponding to the states of a majority of three input signals, means for applying the selected bit stream to said comparison means and simultaneously to said first store, means for applying the output of said comparison means to said second store, and means for applying the outputs of both said first and second stores to said comparison means.
Claim 2
Dependent Claim
95 words
A comparison circuit for removing possibly false signals from a digital bit stream comprising first and second stores each capable of storing one frame of a selected bit stream, comparison means for producing an instantaneous output signal corresponding to the states of a majority of three input signals, means for applying the selected bit stream to said comparison means and simultaneously to said first store, means for applying the output of said comparison means to said second store, and means for applying the outputs of both said first and second stores to said comparison means.
Claim 3
Dependent Claim
161 words
A comparison circuit for use in conjunction with a supervisory system of the kind in which the respective states of a plurality of conditions are indicated by respective bits in a repetitive digital bit stream, the comparison circuit being effective to ensure that the supervisory system does not react to a change of state of one of the conditions unless the change is indicated by a bit in each of two successive frames of the bit stream, said comparison circuit comprising first and second stores each capable of storing one frame of the digital bit stream, a majority logic detector for producing an output bit corresponding to the majority of three bits applied at its input, means for applying the output of said detector to said second store, means for applying the digital bit stream to said detector and to said first store, and means for applying the outputs of said first and second stores to the input of said detector.
Claim 4
Dependent Claim
161 words
A comparison circuit for use in conjunction with a supervisory system of the kind in which the respective states of a plurality of conditions are indicated by respective bits in a repetitive digital bit stream, the comparison circuit being effective to ensure that the supervisory system does not react to a change of state of one of the conditions unless the change is indicated by a bit in each of two successive frames of the bit stream, said comparison circuit comprising first and second stores each capable of storing one frame of the digital bit stream, a majority logic detector for producing an output bit corresponding to the majority of three bits applied at its input, means for applying the output of said detector to said second store, means for applying the digital bit stream to said detector and to said first store, and means for applying the outputs of said first and second stores to the input of said detector.
Claim 5
Dependent Claim
85 words
A comparison circuit according to claim 2 wherein said majority logic detector comprises three AND gates each having two input terminals, means for applying the digital bit stream to one input terminal of each of two of said gates, means for applying the outputs of said first and second stores each to one input terminal of each of two of said gates, only one signal being applied to each of the input terminals of said gates, and means for combining the outputs of said gates.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-08-22 | 1981-02-21 | 1981-08-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-08-22 | 1985-02-21 | 1985-08-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-08-22 | 1989-02-21 | 1989-08-23 | $7700.00 | Window Closed / Lapsed |