§
Luxuse
Patent Intelligence
Sign In
Patent US6115318A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6115318A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock vernier adjustment

Assignee: Round Rock Research LLC
•
Filing: 1996-12-03
•
Granted: 2000-09-05
•
Expires: 2016-12-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A integrated circuit, such as a memory integrated circuit, includes a vernier clock adjustment circuit receiving an input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay. An edge triggered circuit receives data and the rising-edge and falling-edge clock signals, and stores data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal. One form of the invention is a memory system having a memory controller coupled to memory modules through data and command busses. Each memory module includes the vernier clock adjustment circuitry.

Inventors

  • 👤 Brent Keeth

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 18:17
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/225; H; H03; H03K; H03K5/00; G11C7/10; G11C7/1051; G11C7/1078; G11C8/00; G11C8/06

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 106 words
An integrated circuit comprising: a vernier clock adjustment circuit receiving an input clock signal including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 2
Dependent Claim 106 words
An integrated circuit comprising: a vernier clock adjustment circuit receiving an input clock signal including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 3
Dependent Claim 105 words
An integrated circuit comprising: a vernier clock adjustment circuit receiving an input clock signal including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; the vernier clock-adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 4
Dependent Claim 105 words
An integrated circuit comprising: a vernier clock adjustment circuit receiving an input clock signal including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; the vernier clock-adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 5
Independent Claim 79 words
A method of operating in an integrated circuit comprising the steps of: receiving an input clock signal; delaying the input clock signal to provide a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; delaying the rising-edge clock signal to provide a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 6
Independent Claim 79 words
A method of operating in an integrated circuit comprising the steps of: receiving an input clock signal; delaying the input clock signal to provide a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; delaying the rising-edge clock signal to provide a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 7
Independent Claim 79 words
A method of operating in an integrated circuit comprising the steps of: receiving an input clock signal; delaying the input clock signal to provide a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; delaying the falling-edge clock signal to provide a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 8
Independent Claim 79 words
A method of operating in an integrated circuit comprising the steps of: receiving an input clock signal; delaying the input clock signal to provide a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; delaying the falling-edge clock signal to provide a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 9
Dependent Claim 184 words
A memory system comprising: a memory controller; a plurality of memory modules for storing data; a data bus for carrying write data from the memory controller to the plurality of memory modules and for carrying read data from the plurality of memory modules to the memory controller; a command bus carrying commands from the memory controller to the plurality of memory modules; a clock line for carrying an input clock signal from the memory controller to the plurality of memory modules; and wherein each memory module includes: a vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 10
Dependent Claim 184 words
A memory system comprising: a memory controller; a plurality of memory modules for storing data; a data bus for carrying write data from the memory controller to the plurality of memory modules and for carrying read data from the plurality of memory modules to the memory controller; a command bus carrying commands from the memory controller to the plurality of memory modules; a clock line for carrying an input clock signal from the memory controller to the plurality of memory modules; and wherein each memory module includes: a vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 11
Dependent Claim 183 words
A memory system comprising: a memory controller: a plurality of memory modules for storing data; a data bus for carrying write data from the memory controller to the plurality of memory modules and for carrying read data from the plurality of memory modules to the memory controller; a command bus carrying commands from the memory controller to the plurality of memory modules; a clock line for carrying an input clock signal from the memory controller to the plurality of memory modules; and wherein each memory module includes: a vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.
Claim 12
Dependent Claim 183 words
A memory system comprising: a memory controller: a plurality of memory modules for storing data; a data bus for carrying write data from the memory controller to the plurality of memory modules and for carrying read data from the plurality of memory modules to the memory controller; a command bus carrying commands from the memory controller to the plurality of memory modules; a clock line for carrying an input clock signal from the memory controller to the plurality of memory modules; and wherein each memory module includes: a vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; an edge triggered circuit receiving data and the rising-edge and falling-edge clock signals, and storing data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal.

References Cited (Backward Citations)

US3633174A Cited
US4096402A Cited
US4077016A Cited
US4404474A Cited
US4481625A Cited
US4511846A Cited
US4514647A Cited
US4687951A Cited
US4600895A Cited
US4638187A Cited
US4638187B1 Cited
US4789796A Cited
US4773085A Cited
US5086500A Cited
US4893087A Cited
US4984204A Cited
US4902986A Cited
US4902986B1 Cited
US5020023A Cited
US4958088A Cited
EP0406786A1 Cited
US5165046A Cited
US5179298A Cited
US5087828A Cited
US5408640A Cited
US5239206A Cited
EP0450871B1 Cited
US5657481A Cited
US5473575A Cited
US5513327A Cited
US5243703A Cited
US5038115A Cited
US5134311A Cited
US5122690A Cited
US5257294A Cited
US5311483A Cited
US5281865A Cited
US5128563A Cited
US5150186A Cited
US5128560A Cited
US5220208A Cited
US5212601A Cited
US5256989A Cited
US5194765A Cited
US5276642A Cited
US5440260A Cited
US5465076A Cited
US5283631A Cited
US5498990A Cited
US5295164A Cited
US5321368A Cited
US5355391A Cited
US5432823A Cited
US5361002A Cited
US5278460A Cited
US5390308A Cited
US5254883A Cited
US5410263A Cited
US5485490A Cited
US5268639A Cited
US5274276A Cited
US5473274A Cited
US5416436A Cited
US5448193A Cited
US5311481A Cited
US5420544A Cited
US5539345A Cited
US5347177A Cited
US5544203A Cited
US5636136A Cited
US5488321A Cited
US5347179A Cited
US5337285A Cited
US5446696A Cited
US5506814A Cited
US5430676A Cited
US5572557A Cited
US5428311A Cited
US5473639A Cited
US5552727A Cited
US5451898A Cited
EP0655741B1 Cited
US5590073A Cited
US5400283A Cited
US5574698A Cited
US5438545A Cited
US5579326A Cited
US5614855A Cited
US5508638A Cited
US5440514A Cited
US5568075A Cited
EP0680049B1 Cited
US5589788A Cited
US5457407A Cited
US5694065A Cited
US5619473A Cited
US5627780A Cited
US5568077A Cited
US5497127A Cited
US5577236A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-09-05 2004-03-06 2004-09-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-09-05 2008-03-06 2008-09-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-09-05 2012-03-06 2012-09-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag