Patent US5331227A successfully refreshed from Google Patents.
US5331227A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic device macrocell with an exclusive feedback line and an exclusive external input line
Assignee: Round Rock Research LLC
•
Filing: 1993-12-13
•
Granted: 1994-07-19
•
Expires: 2013-12-13
Abstract
Abstract A programmable logic device (PLD) output macrocell circuit is disclosed. Specifically, there is a macrocell having an exclusive logic signal feedback line and an exclusive external input signal line both feeding into the input of the PLD.
Inventors
- 👤 Mark A. Hawes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 22:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17724; H03K19/17728; H03K19/17704; H03K19/17732
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
340 words
A field programmable logic device (FPLD), comprising: a) means, having an input and output, for creating a sum-of-products signal on its output; b) an I/O pad, having: b1) an input for receiving the sum-or-products signal and outputting it from the FPLD, and b2) an output for receiving external signals, from outside of the FPLD, and inputting them; c) first switching means, having an input that is coupled exclusively and directly to the output of the creating means and an output coupled directly to the I/O pad, for initiating a stopping mode that prevents the sum-of-products signal from reaching the I/O pad, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the I/O pad and be output from the FPLD; d) internal feedback means, coupled at one end exclusively and directly 1) to the output of the creating means, and 2) to the input to the first switching means, for feeding back the sum-of-products signal to the input of the creating means; e) external feedback means, coupled at one end exclusively and directly 1) to the output of the first switching means, and 2) to the input to the I/O pad, for feeding back the external signals, received from the I/O pad, to the input of the creating means; f) second switching means, coupled directly to external feedback means to receive the external signals from the external feedback means, and coupled directly to the internal feedback means to receive the sum-of-products signals from the producing means, for initiating a stopping mode that prevents the sum-of-products signal from reaching the input of the producing means, but allows the external signal to reach the input of the producing means, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the input of the producing means, but stops the external signal from reaching the input of the producing means; and g) control means, coupled directly to the first and second switching means, for initiating stopping and allowing modes of the first and second switching means.
Claim 2
Dependent Claim
340 words
A field programmable logic device (FPLD), comprising: a) means, having an input and output, for creating a sum-of-products signal on its output; b) an I/O pad, having: b1) an input for receiving the sum-or-products signal and outputting it from the FPLD, and b2) an output for receiving external signals, from outside of the FPLD, and inputting them; c) first switching means, having an input that is coupled exclusively and directly to the output of the creating means and an output coupled directly to the I/O pad, for initiating a stopping mode that prevents the sum-of-products signal from reaching the I/O pad, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the I/O pad and be output from the FPLD; d) internal feedback means, coupled at one end exclusively and directly 1) to the output of the creating means, and 2) to the input to the first switching means, for feeding back the sum-of-products signal to the input of the creating means; e) external feedback means, coupled at one end exclusively and directly 1) to the output of the first switching means, and 2) to the input to the I/O pad, for feeding back the external signals, received from the I/O pad, to the input of the creating means; f) second switching means, coupled directly to external feedback means to receive the external signals from the external feedback means, and coupled directly to the internal feedback means to receive the sum-of-products signals from the producing means, for initiating a stopping mode that prevents the sum-of-products signal from reaching the input of the producing means, but allows the external signal to reach the input of the producing means, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the input of the producing means, but stops the external signal from reaching the input of the producing means; and g) control means, coupled directly to the first and second switching means, for initiating stopping and allowing modes of the first and second switching means.
Claim 3
Dependent Claim
342 words
A programmable logic device (PLD), consisting of: a) means, having an input and output, for creating a sum of products signal on its output; b) an I/O pad, having: b1) an input for receiving the sum-or-products signal and outputting it from the PLD, and b2) an output for receiving external signals, from outside of the FPLD, and inputting them; c) first switching means, having an input that is coupled exclusively and directly to the output of the creating means and an output coupled directly to the I/O pad, for initiating a stopping mode that prevents the sum-of-products signal from reaching the I/O pad, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the I/O pad and be output from the PLD; d) internal feedback means, coupled at one end exclusively and directly 1) to the output of the creating means, and 2) to the input to the first switching means, for feeding back the sum-of-products signal to the input of the creating means; e) external feedback means, coupled at one end exclusively and directly 1) to the output of the first switching means, and 2) to the input to the I/O pad, for feeding back the external signals, received from the I/O pad, to the input of the creating means; f) second switching means, coupled directly to external feedback means to receive the external signals from the external feedback means, and coupled directly to the internal feedback means to receive the sum-of-products signals from the producing means, for initiating a stopping mode that prevents the sum-of-products signal from reaching the input of the producing means, but allows the external signal to reach the input of the producing means, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the input of the producing means, but stops the external signal from reaching the input of the producing means; and g) control means, coupled directly to the first and second switching means, for initiating stopping and allowing modes of the first and second switching means.
Claim 4
Dependent Claim
342 words
A programmable logic device (PLD), consisting of: a) means, having an input and output, for creating a sum of products signal on its output; b) an I/O pad, having: b1) an input for receiving the sum-or-products signal and outputting it from the PLD, and b2) an output for receiving external signals, from outside of the FPLD, and inputting them; c) first switching means, having an input that is coupled exclusively and directly to the output of the creating means and an output coupled directly to the I/O pad, for initiating a stopping mode that prevents the sum-of-products signal from reaching the I/O pad, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the I/O pad and be output from the PLD; d) internal feedback means, coupled at one end exclusively and directly 1) to the output of the creating means, and 2) to the input to the first switching means, for feeding back the sum-of-products signal to the input of the creating means; e) external feedback means, coupled at one end exclusively and directly 1) to the output of the first switching means, and 2) to the input to the I/O pad, for feeding back the external signals, received from the I/O pad, to the input of the creating means; f) second switching means, coupled directly to external feedback means to receive the external signals from the external feedback means, and coupled directly to the internal feedback means to receive the sum-of-products signals from the producing means, for initiating a stopping mode that prevents the sum-of-products signal from reaching the input of the producing means, but allows the external signal to reach the input of the producing means, and for initiating an allowing mode that allows the sum-of-products signal to proceed to the input of the producing means, but stops the external signal from reaching the input of the producing means; and g) control means, coupled directly to the first and second switching means, for initiating stopping and allowing modes of the first and second switching means.
Claim 5
Dependent Claim
273 words
A PLD, comprising: a) an AND array, being programmable, for creating product signal terms; b) an OR array, being programmable, receiving a portion of said product signal terms, and thereby creating a sum-of-products signal term that is outputted over a single output line; c) an input/output pad having an input line receiving signal terms from the OR array and having an output line for outputting those signals; and d) a macrocell means consisting of: d1) gating means, directly receiving OR array signal output line, 1) for, first, gating the sum-of-products signal term, and sending the signal term directly to the input line of the input/output pad, and 2) for, second, gating to prevent the sum-of-products signal term from reaching the input line to the input/output pad; d2) an exclusive external signal input line for routing signals, external to the FPLD, to the AND array when the FPLD is in the first gating; whereupon this in turn allows for an external signal to be routed into the programmable logic device over the input/output pad and along an exclusive input line, d3) feedback gating means, coupled to receive the external signal and the first sum-of-products signal, and for gating either the external or sum-of-products signal to an input to the AND array; d4) enable means, having; 1) a first output signal coupled to the gating means, and, 2) the same first output signal coupled to the feedback gating means, for enabling or disabling the gating means, and for enabling or disabling the feedback gating means to determine if the first sum-of-product signal or that an external signal will be fed back to the AND array.
Claim 6
Dependent Claim
273 words
A PLD, comprising: a) an AND array, being programmable, for creating product signal terms; b) an OR array, being programmable, receiving a portion of said product signal terms, and thereby creating a sum-of-products signal term that is outputted over a single output line; c) an input/output pad having an input line receiving signal terms from the OR array and having an output line for outputting those signals; and d) a macrocell means consisting of: d1) gating means, directly receiving OR array signal output line, 1) for, first, gating the sum-of-products signal term, and sending the signal term directly to the input line of the input/output pad, and 2) for, second, gating to prevent the sum-of-products signal term from reaching the input line to the input/output pad; d2) an exclusive external signal input line for routing signals, external to the FPLD, to the AND array when the FPLD is in the first gating; whereupon this in turn allows for an external signal to be routed into the programmable logic device over the input/output pad and along an exclusive input line, d3) feedback gating means, coupled to receive the external signal and the first sum-of-products signal, and for gating either the external or sum-of-products signal to an input to the AND array; d4) enable means, having; 1) a first output signal coupled to the gating means, and, 2) the same first output signal coupled to the feedback gating means, for enabling or disabling the gating means, and for enabling or disabling the feedback gating means to determine if the first sum-of-product signal or that an external signal will be fed back to the AND array.
Claim 7
Dependent Claim
275 words
A PLD, comprising: a) an AND array, being programmable, for creating product signal terms; b) an OR array, being programmable, receiving a portion of said product signal terms, and thereby creating a sum-of-products signal term that is outputted over a single output line; c) an input/output pad having an input line receiving signal terms from the OR array and having an output line for outputting those signals; and d) a macrocell means consisting essentially of: d1) gating means (34), directly receiving OR array signal output line; 1) for, first, gating the sum-of-products signal term, and sending the signal term directly to the input line of the input/output pad, and 2) for, second, gating to prevent the sum-of-products signal term from reaching the input line to the input/output pad; d2) an exclusive external signal input line for routing signals, external to the FPLD, to the AND array when the FPLD is in the first gating; whereupon this in turn allows for an external signal to be routed into the programmable logic device over the input/output pad and along an exclusive input line; d3) feedback gating means, coupled to receive the external signal and the first sum-of-products signal for gating either the external or sum-of-products signal to an input to the AND array; and d4) enable means, having: 1) a first output signal coupled to the gating means, and, 2) the same first output signal coupled to the feedback gating means, for enabling or disabling the gating means; and for enabling or disabling the feedback gating means to determine if the first sum-of-products signal or that an external signal will be fed back to the AND array.
Claim 8
Dependent Claim
275 words
A PLD, comprising: a) an AND array, being programmable, for creating product signal terms; b) an OR array, being programmable, receiving a portion of said product signal terms, and thereby creating a sum-of-products signal term that is outputted over a single output line; c) an input/output pad having an input line receiving signal terms from the OR array and having an output line for outputting those signals; and d) a macrocell means consisting essentially of: d1) gating means (34), directly receiving OR array signal output line; 1) for, first, gating the sum-of-products signal term, and sending the signal term directly to the input line of the input/output pad, and 2) for, second, gating to prevent the sum-of-products signal term from reaching the input line to the input/output pad; d2) an exclusive external signal input line for routing signals, external to the FPLD, to the AND array when the FPLD is in the first gating; whereupon this in turn allows for an external signal to be routed into the programmable logic device over the input/output pad and along an exclusive input line; d3) feedback gating means, coupled to receive the external signal and the first sum-of-products signal for gating either the external or sum-of-products signal to an input to the AND array; and d4) enable means, having: 1) a first output signal coupled to the gating means, and, 2) the same first output signal coupled to the feedback gating means, for enabling or disabling the gating means; and for enabling or disabling the feedback gating means to determine if the first sum-of-products signal or that an external signal will be fed back to the AND array.
References Cited (Backward Citations)
US3287702A
Cited
US3287703A
Cited
US3296426A
Cited
US3423646A
Cited
US3313926A
Cited
US3473160A
Cited
US3462742A
Cited
US3535498A
Cited
US3514543A
Cited
US3602733A
Cited
US3566153A
Cited
US3702985A
Cited
US3742292A
Cited
US3737866A
Cited
US3757306A
Cited
US3774171A
Cited
US3798606A
Cited
US3818252A
Cited
US3816725A
Cited
US3818452A
Cited
US3803587A
Cited
US3769525A
Cited
US3795901A
Cited
US3832489A
Cited
US3849638A
Cited
US3983538A
Cited
US3990045A
Cited
US3987410A
Cited
US3912947A
Cited
US3924243A
Cited
US3906255A
Cited
US3974366A
Cited
US3979730A
Cited
US4218740A
Cited
US4037089A
Cited
US3967059A
Cited
US4034356A
Cited
US4034349A
Cited
US4091359A
Cited
US4107785A
Cited
US4078259A
Cited
US4093998A
Cited
US4044312A
Cited
US4124899B1
Cited
US4124899A
Cited
US4128873A
Cited
US4422072A
Cited
US4717912A
Cited
US4554640A
Cited
US5027315A
Cited
US4963768A
Cited
US4742252A
Cited
US4758746A
Cited
US4763020A
Cited
US4763020B1
Cited
US4771285A
Cited
US5168177A
Cited
US4789951A
Cited
US4918641A
Cited
US4847612A
Cited
US4879481A
Cited
US5059828A
Cited
US5012135A
Cited
US4967107A
Cited
US5027011A
Cited
US5028821A
Cited
US5055718A
Cited
US5136188A
Cited
US5166556A
Cited
US5121006A
Cited
US5148391A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-07-18 | 1998-01-17 | 1998-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-07-18 | 2002-01-17 | 2002-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-07-18 | 2006-01-17 | 2006-07-19 | $7700.00 | Window Closed / Lapsed |