US5920518A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous clock generator including delay-locked loop
Assignee: Round Rock Research LLC
•
Filing: 1997-02-11
•
Granted: 1999-07-06
•
Expires: 2017-02-11
Abstract
Abstract A data and command latching circuit includes a delay-locked loop driven by a continuous reference clock signal that generates a delayed output clock signal having a delay controlled by the delay-locked loop. The latching circuit also includes a variable delay circuit external to the delay-locked loop that is driven by a discontinuous reference clock signal. Delay of the external delay circuit is controlled by a control voltage output from the delay-locked loop, so that the delays of the external delay circuit are determined with reference to the continuous reference clock signal. The delayed clock signals from the delay-locked loop activate control data latches to latch control data arriving at the latch circuit. The delayed signals from the variable voltage circuit activate data latches to latch data arriving at the latch circuit.
Inventors
- 👤 Ronnie M. Harrison
- 👤 Brent Keeth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:46
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0805; G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/106; G11C7/1072; G11C7/1078; G11C7/22; G11C7/222; H03L7/0812; H03L7/0816
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
268 words
A clock generator for generating a delayed secondary clock signal in response to a reference clock signal at a reference frequency and a secondary clock signal at a secondary frequency substantially equal to the reference frequency, comprising: a delay-locked loop, including: an reference clock terminal adapted to receive the reference clock signal; a comparator having a first input coupled to the reference clock terminal and adapted to receive the reference clock signal, and a second input receiving a delayed clock signal, the comparator being responsive to the reference clock signal and the delayed clock signal to output a compare signal on an output terminal indicative of a relationship between the reference clock signal and the delayed clock signal; and a primary variable delay block having a primary control input coupled to the comparator output terminal, a primary clock input coupled to the reference clock terminal and a first delay output coupled to the second input of the comparator, the primary variable delay block producing the delayed clock signal responsive to the reference clock signal with a first primary delay that varies responsive to the compare signal at the primary control input; a secondary clock terminal adapted to receive a secondary clock signal; and a secondary variable delay block having a secondary control input coupled to the comparator output terminal, a secondary clock input coupled to the secondary clock terminal, and a first secondary delay output, the secondary variable delay block producing a first secondary delayed signal, responsive to the secondary clock signal with a secondary delay that varies responsive to the compare signal at the secondary control input.
Claim 2
Dependent Claim
268 words
A clock generator for generating a delayed secondary clock signal in response to a reference clock signal at a reference frequency and a secondary clock signal at a secondary frequency substantially equal to the reference frequency, comprising: a delay-locked loop, including: an reference clock terminal adapted to receive the reference clock signal; a comparator having a first input coupled to the reference clock terminal and adapted to receive the reference clock signal, and a second input receiving a delayed clock signal, the comparator being responsive to the reference clock signal and the delayed clock signal to output a compare signal on an output terminal indicative of a relationship between the reference clock signal and the delayed clock signal; and a primary variable delay block having a primary control input coupled to the comparator output terminal, a primary clock input coupled to the reference clock terminal and a first delay output coupled to the second input of the comparator, the primary variable delay block producing the delayed clock signal responsive to the reference clock signal with a first primary delay that varies responsive to the compare signal at the primary control input; a secondary clock terminal adapted to receive a secondary clock signal; and a secondary variable delay block having a secondary control input coupled to the comparator output terminal, a secondary clock input coupled to the secondary clock terminal, and a first secondary delay output, the secondary variable delay block producing a first secondary delayed signal, responsive to the secondary clock signal with a secondary delay that varies responsive to the compare signal at the secondary control input.
Claim 3
Dependent Claim
61 words
The clock generator of claim 1 wherein the primary variable delay block further includes a second delay output, the primary variable delay block having a second primary delay between the primary clock input and the second delay output that varies responsive to the compare signal at the primary control input, the second primary delay being different than the first primary delay.
Claim 4
Dependent Claim
17 words
The clock generator of claim 1 wherein the comparator includes a phase comparing circuit and an integrator.
Claim 5
Dependent Claim
70 words
The clock generator of claim 1 wherein the secondary variable delay block includes a second secondary delay output and wherein the secondary variable delay block is operative to provide a second secondary delay signal at the second secondary output, further including a selector switch having a switch output, a first input coupled to the first secondary delay output, and a second switch input coupled to the second secondary delay output.
Claim 6
Dependent Claim
313 words
A memory device adapted to receive data and commands at a reference frequency, the memory device comprising: a data input terminal; a command input terminal; a primary delay-locked loop, including: a reference clock terminal adapted to receive a reference clock signal at the reference clock frequency; a comparator having a first input terminal coupled to the reference clock terminal and adapted to receive the reference clock signal, a second input receiving a delayed clock signal, and the comparator being responsive to output a compare signal indicative of a relationship between the reference clock signal received at the first input and the delayed clock signal received at the second input terminal; and a primary variable delay block having a primary control input coupled to the comparator output, a primary clock input terminal coupled to the reference clock terminal and a first delay output coupled to the second input terminal of the comparator, the primary variable delay block producing the delayed clock signal responsive to the reference clock signal with a primary delay that varies responsive to the compare signal at the primary control input; a command latch having a clocking input coupled to a second delay output and a command input coupled to the command input terminal; a secondary clock terminal adapted to receive a secondary clock signal at a secondary clock frequency; a secondary delay block having a secondary control input terminal coupled to the comparator output, a secondary clock input coupled to the secondary clock terminal, and a secondary delay output, the secondary delay block producing a first secondary delayed signal at the secondary delay output at the secondary frequency with a secondary delay that varies responsive to the compare signal at the secondary control input; and a data latch having a data clocking input coupled to the first secondary delay output and a data input coupled to the data input terminal.
Claim 7
Dependent Claim
313 words
A memory device adapted to receive data and commands at a reference frequency, the memory device comprising: a data input terminal; a command input terminal; a primary delay-locked loop, including: a reference clock terminal adapted to receive a reference clock signal at the reference clock frequency; a comparator having a first input terminal coupled to the reference clock terminal and adapted to receive the reference clock signal, a second input receiving a delayed clock signal, and the comparator being responsive to output a compare signal indicative of a relationship between the reference clock signal received at the first input and the delayed clock signal received at the second input terminal; and a primary variable delay block having a primary control input coupled to the comparator output, a primary clock input terminal coupled to the reference clock terminal and a first delay output coupled to the second input terminal of the comparator, the primary variable delay block producing the delayed clock signal responsive to the reference clock signal with a primary delay that varies responsive to the compare signal at the primary control input; a command latch having a clocking input coupled to a second delay output and a command input coupled to the command input terminal; a secondary clock terminal adapted to receive a secondary clock signal at a secondary clock frequency; a secondary delay block having a secondary control input terminal coupled to the comparator output, a secondary clock input coupled to the secondary clock terminal, and a secondary delay output, the secondary delay block producing a first secondary delayed signal at the secondary delay output at the secondary frequency with a secondary delay that varies responsive to the compare signal at the secondary control input; and a data latch having a data clocking input coupled to the first secondary delay output and a data input coupled to the data input terminal.
Claim 8
Dependent Claim
63 words
The memory device of claim 5 wherein the primary variable delay block further includes a second delay output that provides a second secondary delayed signal with a second primary delay between the primary clock input and the second delay output that varies responsive to the compare signal at the primary control input, the second primary delay being different than the first primary delay.
Claim 9
Dependent Claim
185 words
A latching circuit for latching data according to a discontinuous data clock signal having a clock frequency, comprising: a data clock terminal adapted to receive the data clock signal; a data terminal adapted to receive the data to be latched; a reference clock source operative to produce a reference clock signal at the frequency of the discontinuous clock signal; a delay locked loop having a reference signal input coupled to the reference clock source, a delay portion and a feedback portion, the feedback portion providing a feedback signal; a slave delay line having a clock input coupled to the data clock terminal and a control input coupled to the feedback portion, the slave delay line having a first slave output and being responsive to provide a delayed data clock signal at the first slave output in response to the data clock signal and the feedback signal; and a data latch having a data input coupled to the data terminal and a clocking input coupled to the first slave output, the data latch being responsive to latch data in response to the delayed data clock signals.
Claim 10
Dependent Claim
185 words
A latching circuit for latching data according to a discontinuous data clock signal having a clock frequency, comprising: a data clock terminal adapted to receive the data clock signal; a data terminal adapted to receive the data to be latched; a reference clock source operative to produce a reference clock signal at the frequency of the discontinuous clock signal; a delay locked loop having a reference signal input coupled to the reference clock source, a delay portion and a feedback portion, the feedback portion providing a feedback signal; a slave delay line having a clock input coupled to the data clock terminal and a control input coupled to the feedback portion, the slave delay line having a first slave output and being responsive to provide a delayed data clock signal at the first slave output in response to the data clock signal and the feedback signal; and a data latch having a data input coupled to the data terminal and a clocking input coupled to the first slave output, the data latch being responsive to latch data in response to the delayed data clock signals.
Claim 11
Dependent Claim
68 words
The latching circuit of claim 7 wherein the slave delay line includes a second slave output, further comprising a selector switch coupled between the slave delay line and the data latch, the selector switch having a first switch input coupled to the first slave output, a second switch input coupled to the second slave output, and a switch output coupled to the clocking input of the data latch.
Claim 12
Independent Claim
166 words
A method of latching commands and data in a memory device responsive to respective command clock signals and data clock respective clock frequencies and clock phases, the method comprising the steps of: producing a delayed command clock signal in response to the command clock signal, the delayed command clock signal being delayed from the command clock signal by a command delay time; producing a delayed data clock signal in response to the data clock signal, the delayed data cock signal being delayed from the data clock signal by a data delay time; comparing a phase of the delayed command clock signal to the phase of the command clock signal; in response to the step of comparing the phases, adjusting the command delay time to produce an adjusted delayed command clock signal; in response to the step of comparing the phases, adjusting the data delay time to produce an adjusted delayed data clock signal; and latching the data in response to the adjusted delayed data clock signal.
Claim 13
Independent Claim
166 words
A method of latching commands and data in a memory device responsive to respective command clock signals and data clock respective clock frequencies and clock phases, the method comprising the steps of: producing a delayed command clock signal in response to the command clock signal, the delayed command clock signal being delayed from the command clock signal by a command delay time; producing a delayed data clock signal in response to the data clock signal, the delayed data cock signal being delayed from the data clock signal by a data delay time; comparing a phase of the delayed command clock signal to the phase of the command clock signal; in response to the step of comparing the phases, adjusting the command delay time to produce an adjusted delayed command clock signal; in response to the step of comparing the phases, adjusting the data delay time to produce an adjusted delayed data clock signal; and latching the data in response to the adjusted delayed data clock signal.
Claim 14
Dependent Claim
44 words
The method of claim 9 wherein the step of producing a delayed data clock signal includes the step of providing the data clock signal to a delay line and the step of adjusting the data delay time includes adjusting delay of the delay line.
References Cited (Backward Citations)
US3633174A
Cited
US4096402A
Cited
US4077016A
Cited
US4404474A
Cited
US4511846A
Cited
US4514647A
Cited
US4687951A
Cited
US4600895A
Cited
US4638187A
Cited
US4638187B1
Cited
US4789796A
Cited
US5636163A
Cited
US4773085A
Cited
US5086500A
Cited
US4893087A
Cited
US4984204A
Cited
US4902986A
Cited
US4902986B1
Cited
US5020023A
Cited
US4958088A
Cited
US5165046A
Cited
US5179298A
Cited
US5087828A
Cited
US5408640A
Cited
US5239206A
Cited
US5513327A
Cited
US5657481A
Cited
US5243703A
Cited
US5473575A
Cited
US5038115A
Cited
US5134311A
Cited
US5122690A
Cited
US5257294A
Cited
US5281865A
Cited
US5128563A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5256989A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
US5283631A
Cited
US5498990A
Cited
US5295164A
Cited
US5321368A
Cited
US5355391A
Cited
US5432823A
Cited
US5361002A
Cited
US5278460A
Cited
US5390308A
Cited
US5254883A
Cited
US5485490A
Cited
US5268639A
Cited
US5274276A
Cited
US5473274A
Cited
US5416436A
Cited
US5448193A
Cited
US5311481A
Cited
US5420544A
Cited
US5539345A
Cited
US5347177A
Cited
US5444667A
Cited
US5488321A
Cited
US5347179A
Cited
US5337285A
Cited
US5446696A
Cited
US5506814A
Cited
US5430676A
Cited
US5572557A
Cited
US5428311A
Cited
US5473639A
Cited
US5552727A
Cited
US5451898A
Cited
US5590073A
Cited
US5574698A
Cited
US5400283A
Cited
US5438545A
Cited
US5579326A
Cited
US5614855A
Cited
US5663921A
Cited
US5508638A
Cited
US5440514A
Cited
US5557224A
Cited
US5589788A
Cited
US5457407A
Cited
US5694065A
Cited
US5619473A
Cited
US5627780A
Cited
US5568077A
Cited
US5497127A
Cited
US5577236A
Cited
US5578940A
Cited
US5621690A
Cited
US5638335A
Cited
US5581197A
Cited
US5576645A
Cited
US5636173A
Cited
US5751665A
Cited
US5621340A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-05 | 2003-01-04 | 2003-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-05 | 2007-01-04 | 2007-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-05 | 2011-01-04 | 2011-07-06 | $7700.00 | Window Closed / Lapsed |