US5780919A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrically programmable interconnect structure having a PECVD amorphous silicon element
Assignee: QuickLogic Corp
•
Filing: 1996-05-21
•
Granted: 1998-07-14
•
Expires: 2016-05-21
Abstract
Abstract In one method for forming amorphous silicon antifuses with significantly reduced leakage current, a film of amorphous silicon is formed in a antifuse via between two electrodes. The amorphous silicon film is deposited using plasma enhanced chemical vapor deposition, preferably in an silane-argon environment and at a temperature between 200 and 500 degrees C., or reactively sputtered in a variety of reactive gases. In another method, an oxide layer is placed between two amorphous silicon film layers. In yet another method, one of the amorphous silicon film layers about the oxide layer is doped. In another embodiment, a layer of conductive, highly diffusible material is formed either on or under the amorphous silicon film. The feature size and thickness of the amorphous silicon film are selected to minimize further the leakage current while providing the desired programming voltage. A method also is described for forming a field programmable gate array with antifuses.
Inventors
- 👤 Hua-Thye Chua
- 👤 Andrew K. Chan
- 👤 John M. Birkner
- 👤 Ralph G. Whitten
- 👤 Richard L. Bechtel
- 👤 Mammen Thomas
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:09
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
258 words
An integrated circuit chip, said integrated circuit chip comprising a substrate, comprising: an antifuse element, comprising: a first electrode comprising a refractory metal; a second electrode comprising a refractory metal, said second electrode not being in direct contact with said substrate and not being in direct contact with said first electrode; and a plasma-enhanced chemical vapor deposited (PECVD) amorphous silicon layer disposed between said first and second electrodes, said amorphous silicon layer directly contacting both said first and second electrodes; a first metal signal routing line directly contacting said first electrode of said antifuse element but not directly contacting said amorphous silicon layer; and a second metal signal routing line directly contacting said second electrode of said antifuse element but not directly contacting said amorphous silicon layer and not directly contacting said first metal signal routing line; wherein said antifuse element is characterized by: an unprogrammed resistance of at least 550 megaohms between said first and second metal signal routing lines when said first metal signal routing line has a positive potential of approximately 5 volts with respect to said second metal signal routing line, an unprogrammed resistance of at least 550 megaohms between said first and second metal signal routing lines when said first metal signal routing line has a negative potential with respect to said second metal signal routing line, and a programmed resistance of under 200 ohms between said first and second metal signal routing lines after being programmed with a programming current of about 5 mA for a programming time of about 1 msec.
Claim 2
Dependent Claim
258 words
An integrated circuit chip, said integrated circuit chip comprising a substrate, comprising: an antifuse element, comprising: a first electrode comprising a refractory metal; a second electrode comprising a refractory metal, said second electrode not being in direct contact with said substrate and not being in direct contact with said first electrode; and a plasma-enhanced chemical vapor deposited (PECVD) amorphous silicon layer disposed between said first and second electrodes, said amorphous silicon layer directly contacting both said first and second electrodes; a first metal signal routing line directly contacting said first electrode of said antifuse element but not directly contacting said amorphous silicon layer; and a second metal signal routing line directly contacting said second electrode of said antifuse element but not directly contacting said amorphous silicon layer and not directly contacting said first metal signal routing line; wherein said antifuse element is characterized by: an unprogrammed resistance of at least 550 megaohms between said first and second metal signal routing lines when said first metal signal routing line has a positive potential of approximately 5 volts with respect to said second metal signal routing line, an unprogrammed resistance of at least 550 megaohms between said first and second metal signal routing lines when said first metal signal routing line has a negative potential with respect to said second metal signal routing line, and a programmed resistance of under 200 ohms between said first and second metal signal routing lines after being programmed with a programming current of about 5 mA for a programming time of about 1 msec.
Claim 3
Dependent Claim
93 words
The integrated circuit chip of claim 1, further comprising: a layer of oxide having an upper surface, at least a part of said first electrode being disposed over and in direct contact with said upper surface, said amorphous silicon layer being disposed over said upper surface of said oxide but being separated from said upper surface of said oxide by said first electrode, said first metal signal routing line overlaying and contacting said first electrode at a location laterally displaced from a location at which said first electrode contacts said amorphous silicon layer.
Claim 4
Dependent Claim
35 words
The integrated circuit chip of claim 1, wherein the integrated circuit chip is a field programmable gate array and the antifuse element is part of a programmable interconnect structure of the field programmable gate array.
References Cited (Backward Citations)
US3629863A
Cited
US3675090A
Cited
US3699543A
Cited
US3775174A
Cited
US3634927A
Cited
US3619732A
Cited
US3611063A
Cited
US3677814A
Cited
US3792319A
Cited
US4217374A
Cited
US4226898A
Cited
US4174521A
Cited
US4199692A
Cited
US4225946A
Cited
US4228524A
Cited
US4431271A
Cited
US4312046A
Cited
US4599705A
Cited
US4424578A
Cited
GB2086654A
Cited
US4499557A
Cited
WO1982001482A1
Cited
US4479088A
Cited
US4458297A
Cited
US4467400A
Cited
US4442507A
Cited
US4517223A
Cited
US4590589A
Cited
US4621260A
Cited
US4545111A
Cited
US4569121A
Cited
US4847732A
Cited
US4532702A
Cited
US4651409A
Cited
FR2566682A1
Cited
US4726851A
Cited
US4866006A
Cited
US4876668A
Cited
US4748490A
Cited
WO1987002827A1
Cited
US4771015A
Cited
NL8600059A
Cited
US4823181A
Cited
US4786904A
Cited
US4882293A
Cited
US5093711A
Cited
US4933898A
Cited
US4914055A
Cited
US5502315A
Cited
US5070384A
Cited
US5181096A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-13 | 2002-01-12 | 2002-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-13 | 2006-01-12 | 2006-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-13 | 2010-01-12 | 2010-07-14 | $7700.00 | Window Closed / Lapsed |