Patent US6762078B2 successfully refreshed from Google Patents.
US6762078B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor package having semiconductor chip within central aperture of substrate
Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 2001-01-30
•
Granted: 2004-07-13
•
Expires: 2021-01-30
Abstract
Abstract Semiconductor packages having a thin structure capable of easily discharging heat from a semiconductor chip included therein, and methods for fabricating such semiconductor packages, are disclosed. An embodiment of a semiconductor package includes a semiconductor chip having a first major surface and a second major surface, the semiconductor chip being provided at the second major surface with a plurality of input/output pads; a circuit board including a resin substrate having a first major surface and a second major surface, a first circuit pattern formed at the first major surface and provided with a plurality of ball lands, a second circuit pattern formed at the second major surface and provided with a plurality of bond fingers connected with the ball lands by conductive via holes through the resin substrate, cover coats respectively coating the first and second circuit patterns while allowing the bond fingers and the ball lands to be exposed therethrough, and a central through hole adapted to receive the semiconductor chip therein; electrical conductors that electrically connect the input/output pads of the semiconductor chip with the bond fingers of the circuit board, respectively; a resin encapsulate that covers the semiconductor chip, the electrical conductors, and at least part of the circuit board; and, a plurality of conductive balls fused on the ball lands of the circuit board, respectively.
Inventors
- 👤 WonSun Shin
- 👤 DoSung Chun
- 👤 Sangho Lee
- 👤 SeonGoo Lee
- 👤 Vincent DiCaprio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:41
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/019; H10W46/00; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W70/67; H10W70/68; H10W72/00; H10W72/01; H10W72/0198; H10W74/014; H10W74/016; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W90/701; H10W46/601; H10W70/681; H10W72/071; H10W72/072; H10W72/07202; H10W72/07204; H10W72/07207; H10W72/075; H10W72/07502; H10W72/07504; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W74/131; H10W74/142; H10W90/721; H10W90/722; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
189 words
A stackable semiconductor package comprising: a substrate having a first surface, an opposite second surface, and a central throughhole between the first and second surfaces; a plurality of electrically conductive circuit patterns on each of the first and second surfaces of the substrate, wherein the circuit patterns of each of the first and second surfaces include a plurality of lands, the circuit patterns of one of the first or second surfaces also include a plurality of bond fingers, and at least some of the circuit patterns of the first surface are electrically connected through the substrate to some of the circuit patterns of the second surface; a semiconductor chip in said throughhole and electrically connected to the bond fingers, wherein the semiconductor chip has a first surface with bond pads thereon, and an opposite second surface, and the second surface of the semiconductor chip is flush with the second surface of the substrate; and a hardened encapsulant within said through hole and covering the semiconductor chip and the bond fingers, wherein the lands of each of the first and second surfaces are outward of a perimeter of the encapsulant.
Claim 2
Dependent Claim
189 words
A stackable semiconductor package comprising: a substrate having a first surface, an opposite second surface, and a central throughhole between the first and second surfaces; a plurality of electrically conductive circuit patterns on each of the first and second surfaces of the substrate, wherein the circuit patterns of each of the first and second surfaces include a plurality of lands, the circuit patterns of one of the first or second surfaces also include a plurality of bond fingers, and at least some of the circuit patterns of the first surface are electrically connected through the substrate to some of the circuit patterns of the second surface; a semiconductor chip in said throughhole and electrically connected to the bond fingers, wherein the semiconductor chip has a first surface with bond pads thereon, and an opposite second surface, and the second surface of the semiconductor chip is flush with the second surface of the substrate; and a hardened encapsulant within said through hole and covering the semiconductor chip and the bond fingers, wherein the lands of each of the first and second surfaces are outward of a perimeter of the encapsulant.
Claim 3
Dependent Claim
45 words
The stackable semiconductor package of claim 1 , wherein the substrate further comprises a cover coat over the circuit patterns of the first and second surfaces of the substrate, wherein the respective lands and bond fingers are exposed through respective apertures in the cover coat.
Claim 4
Dependent Claim
34 words
The stackable semiconductor package of claim 1 , further comprising a plurality of electrically conductive balls each fused to a respective one of the lands of only one of the first and second surfaces.
Claim 5
Dependent Claim
54 words
The stackable semiconductor package of claim 1 , further comprising a plurality of electrically conductive balls, wherein some of said electrically conductive balls are fused to respective ones of the lands of the first surface and some of said electrically conductive balls are fused to respective ones of the lands of the second surface.
Claim 6
Dependent Claim
29 words
The stackable semiconductor package of claim 1 , further comprising electrically conductive balls each fused to a respective one of the lands of the second surface of the substrate.
Claim 7
Dependent Claim
44 words
The stackable semiconductor package of claim 5 , wherein the substrate further comprises a cover coat over the circuit patterns of the first and second surfaces of the substrate, wherein the lands and bond fingers are exposed through respective apertures in the cover coat.
Claim 8
Dependent Claim
232 words
A stack of semiconductor packages comprising: a first semiconductor package and a second semiconductor package; said first semiconductor package comprising a substrate having a first surface, an opposite second surface, a central throughhole between the first and second surfaces, a plurality of electrically conductive circuit patterns on each of the first and second surfaces of the substrate, wherein some of the circuit patterns of the first and second surfaces are electrically connected through the substrate, a semiconductor chip in said throughhole and in an electrical connection with the circuit patterns of one of the first and second surfaces, and a hardened encapsulant within said through hole and covering the semiconductor chip and the electrical connection, wherein a first portion of at least some of the circuit patterns of each of the first and second surfaces are outward of a lateral perimeter the encapsulant; said second semiconductor package comprising a second substrate, a second semiconductor chip connected to the substrate, and second input/output terminals, wherein the second semiconductor chip is electrically connected to the input/output terminals, and wherein the second semiconductor package is in a stack with the first semiconductor package, and at least some of the input/output terminals of the second package each superimpose and are electrically connected to the first portion of a respective one of the circuit patterns of the first surface of the substrate of the first semiconductor package.
Claim 9
Dependent Claim
232 words
A stack of semiconductor packages comprising: a first semiconductor package and a second semiconductor package; said first semiconductor package comprising a substrate having a first surface, an opposite second surface, a central throughhole between the first and second surfaces, a plurality of electrically conductive circuit patterns on each of the first and second surfaces of the substrate, wherein some of the circuit patterns of the first and second surfaces are electrically connected through the substrate, a semiconductor chip in said throughhole and in an electrical connection with the circuit patterns of one of the first and second surfaces, and a hardened encapsulant within said through hole and covering the semiconductor chip and the electrical connection, wherein a first portion of at least some of the circuit patterns of each of the first and second surfaces are outward of a lateral perimeter the encapsulant; said second semiconductor package comprising a second substrate, a second semiconductor chip connected to the substrate, and second input/output terminals, wherein the second semiconductor chip is electrically connected to the input/output terminals, and wherein the second semiconductor package is in a stack with the first semiconductor package, and at least some of the input/output terminals of the second package each superimpose and are electrically connected to the first portion of a respective one of the circuit patterns of the first surface of the substrate of the first semiconductor package.
Claim 10
Dependent Claim
50 words
The stack of claim 7 , wherein the second substrate of the second semiconductor package includes a central second throughhole, the second semiconductor chip is in the second throughhole, and the second semiconductor package further comprises a hardened second encapsulant in the second throughhole and covering the second semiconductor chip.
Claim 11
Dependent Claim
39 words
The stack of claim 7 , wherein the first portion of at least some of the circuit patterns of one or both of the first and second surfaces of the substrate of the first semiconductor package comprise exposed lands.
Claim 12
Dependent Claim
18 words
The stack of claim 7 , wherein the input/output terminals of the second semiconductor package comprise conductive balls.
Claim 13
Dependent Claim
37 words
The stack of claim 7 , wherein the semiconductor chip of the first semiconductor package includes a surface flush with at least one of the first and second surfaces of the substrate of the first semiconductor package.
Claim 14
Dependent Claim
71 words
The stack of claim 11 , wherein the second substrate of the second semiconductor package includes a central second throughhole, the second semiconductor chip is in the second throughhole, a surface of the second semiconductor chip is flush with at least one horizontal major surface of the second semiconductor package, and the second semiconductor package further comprises a hardened second encapsulant in the second throughhole and covering the second semiconductor chip.
Claim 15
Dependent Claim
35 words
The stack of claim 7 , further comprising conductive balls each fused to the first portion of respective ones of the circuit patterns of the second surface of the substrate of the first semiconductor package.
Claim 16
Dependent Claim
221 words
A stack of semiconductor packages comprising: a first semiconductor package and a second semiconductor package, wherein said first and second semiconductor packages each comprise a substrate having a first surface, an opposite second surface, and a central throughhole between the first and second surfaces, a semiconductor chip in said throughhole and in an electrical connection with terminals of the substrate, and a hardened encapsulant within said through hole and covering the semiconductor chip, wherein the semiconductor chip of the first and second semiconductor packages has a surface flush with at least one of the first and second surfaces of the respective substrate of the first or second semiconductor package, and a surface of the semiconductor chip of the first and second packages is exposed uncovered to an ambient through an aperture in said encapsulant, and wherein some of the terminals of the first semiconductor package are located on each of the first and second surfaces of the substrate, at least some of the terminals of the second package are located on the second surface of the substrate of the second package, the second semiconductor package is stacked on the first surface of the substrate of the first semiconductor package, and the terminals of the second package are electrically connected with the terminals of the first surface of the first semiconductor package.
Claim 17
Dependent Claim
221 words
A stack of semiconductor packages comprising: a first semiconductor package and a second semiconductor package, wherein said first and second semiconductor packages each comprise a substrate having a first surface, an opposite second surface, and a central throughhole between the first and second surfaces, a semiconductor chip in said throughhole and in an electrical connection with terminals of the substrate, and a hardened encapsulant within said through hole and covering the semiconductor chip, wherein the semiconductor chip of the first and second semiconductor packages has a surface flush with at least one of the first and second surfaces of the respective substrate of the first or second semiconductor package, and a surface of the semiconductor chip of the first and second packages is exposed uncovered to an ambient through an aperture in said encapsulant, and wherein some of the terminals of the first semiconductor package are located on each of the first and second surfaces of the substrate, at least some of the terminals of the second package are located on the second surface of the substrate of the second package, the second semiconductor package is stacked on the first surface of the substrate of the first semiconductor package, and the terminals of the second package are electrically connected with the terminals of the first surface of the first semiconductor package.
Claim 18
Dependent Claim
23 words
The stack of claim 14 , wherein at least some of the terminals of the first and second semiconductor packages comprise conductive balls.
References Cited (Backward Citations)
US3851221A
Cited
JPS54128274A
Cited
JPS5662351A
Cited
US4530152A
Cited
US4567643A
Cited
JPS60182731A
Cited
US4707724A
Cited
JPS6159862A
Cited
JPS61117858A
Cited
JPS62119952A
Cited
JPS62126661A
Cited
JPS62142341A
Cited
US4756080A
Cited
US4730232A
Cited
US4763188A
Cited
JPS63128736A
Cited
JPS63211663A
Cited
JPS63244654A
Cited
JPS641269A
Cited
US5587341A
Cited
US4982265A
Cited
US5138438A
Cited
JPS6428856A
Cited
JPS6471162A
Cited
JPH0199248A
Cited
US5198888A
Cited
US5334875A
Cited
US5040052A
Cited
US5025306A
Cited
US4996587A
Cited
US5200362A
Cited
US5273938A
Cited
US5012323A
Cited
JPH03169062A
Cited
US5165067A
Cited
US5463253A
Cited
JPH0428260A
Cited
JPH0456262A
Cited
US5140404A
Cited
US5347429A
Cited
EP0503201A2
Cited
US5715147A
Cited
US5157480A
Cited
US5229647A
Cited
JPH04368154A
Cited
US5614766A
Cited
US5569625A
Cited
US5422435A
Cited
US5495398A
Cited
US5502289A
Cited
US5426563A
Cited
US5859471A
Cited
US5473196A
Cited
US5291061A
Cited
USRE36613E
Cited
US5432729A
Cited
US5474958A
Cited
US5323060A
Cited
US5581498A
Cited
US5637536A
Cited
US5604376A
Cited
US5637912A
Cited
US5763939A
Cited
US5495394A
Cited
US5798014A
Cited
US5783870A
Cited
US5514907A
Cited
US5885849A
Cited
US5620928A
Cited
US5793108A
Cited
US5682062A
Cited
US6005778A
Cited
US5872025A
Cited
US5721452A
Cited
US6051886A
Cited
US5886412A
Cited
US5861666A
Cited
US5696666A
Cited
US5739581A
Cited
US6235554B1
Cited
US6013948A
Cited
US5689135A
Cited
US5917242A
Cited
US6080264A
Cited
US6214641B1
Cited
JP3169062B2
Cited
US5973403A
Cited
US5696031A
Cited
US6072243A
Cited
US6133637A
Cited
US6057598A
Cited
US5894108A
Cited
US5815372A
Cited
US5835355A
Cited
US5952611A
Cited
US6097089A
Cited
US6034427A
Cited
US6172419B1
Cited
US6034423A
Cited
US6184463B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-07-13 | 2008-01-12 | 2008-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-07-13 | 2012-01-12 | 2012-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-07-13 | 2016-01-12 | 2016-07-13 | $7700.00 | Window Closed / Lapsed |