US6057581A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-aligned contacts
Assignee: Round Rock Research LLC
•
Filing: 1999-01-28
•
Granted: 2000-05-02
•
Expires: 2019-01-28
Abstract
Abstract A process of forming a self aligned contact on a surface of a wafer having one or more gate structures and a contact region adjacent the gate structures. The gate structures are isolated from the contact region by one or more spacers having predetermined thicknesses. The process comprises the steps of depositing a conformal etch stop layer over the gate structures and contact region, depositing a sacrificial layer over the etch stop layer, selectively removing a portion of the sacrificial layer to expose a portion of the etch stop layer adjacent the contact region and removing the etch stop layer to expose contact region. The etch stop layer protects spacers from damage resulting from selective etch of the sacrificial layer. In one preferred embodiment, the etch stop layer has a substantially uniform thickness and may be removed by a timed etch.
Inventors
- 👤 Trung T. Doan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 18:14
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10W20/0696; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
91 words
An integrated circuit, comprising: a semiconductor substrate, including an active area; a gate structure over the substrate adjacent the active area; an insulating spacer on a surface of the gate structure; a planarized insulating structure over the substrate and directly over at least part of the spacer, wherein the insulating structure and the spacer both comprise a type of silicon oxide, wherein the planarized insulating structure includes a conformal silicon dioxide etch stop layer;and a conductive contact adjacent the gate structure, in direct contact with the spacer and the active area.
Claim 2
Dependent Claim
91 words
An integrated circuit, comprising: a semiconductor substrate, including an active area; a gate structure over the substrate adjacent the active area; an insulating spacer on a surface of the gate structure; a planarized insulating structure over the substrate and directly over at least part of the spacer, wherein the insulating structure and the spacer both comprise a type of silicon oxide, wherein the planarized insulating structure includes a conformal silicon dioxide etch stop layer;and a conductive contact adjacent the gate structure, in direct contact with the spacer and the active area.
Claim 3
Dependent Claim
24 words
The integrated circuit of claim 1, wherein the insulating structure further comprises a borophosphosilicate glass layer overlying the conformal silicon dioxide etch stop layer.
Claim 4
Dependent Claim
97 words
An integrated circuit, comprising: a semiconductor substrate, including an active area; a pair of gate structures over the substrate on either side of the active area; oxide spacers on surfaces of each gate structure; a planarized oxide material over the substrate and directly over at least part of each of the oxide spacers, the planarized oxide material comprising a layer of borophosphosilicate glass and a layer of silicon dioxide between the layer of borophosphosilicate glass and the spacers; and a self-aligned conductive contact between the gate structures, in direct contact with the spacers and the active area.
Claim 5
Dependent Claim
97 words
An integrated circuit, comprising: a semiconductor substrate, including an active area; a pair of gate structures over the substrate on either side of the active area; oxide spacers on surfaces of each gate structure; a planarized oxide material over the substrate and directly over at least part of each of the oxide spacers, the planarized oxide material comprising a layer of borophosphosilicate glass and a layer of silicon dioxide between the layer of borophosphosilicate glass and the spacers; and a self-aligned conductive contact between the gate structures, in direct contact with the spacers and the active area.
Claim 6
Dependent Claim
25 words
The integrated circuit of claim 3, wherein the layer of silicon dioxide is conformal over the at least part of each of the oxide spacers.
References Cited (Backward Citations)
US4257832A
Cited
US4948756A
Cited
US4682403A
Cited
US4996081A
Cited
US4821085A
Cited
US4824797A
Cited
US4666737A
Cited
US4874719A
Cited
US4764248A
Cited
US4994402A
Cited
US5159428A
Cited
US5369051A
Cited
US4839301A
Cited
US4939105A
Cited
US5309023A
Cited
US5057449A
Cited
US5160408A
Cited
US5030587A
Cited
US5177027A
Cited
US5032233A
Cited
US5094712A
Cited
US5089986A
Cited
US5344525A
Cited
US5102832A
Cited
US5139967A
Cited
US5278098A
Cited
US5298451A
Cited
US5100826A
Cited
US5177030A
Cited
US5169491A
Cited
US5461254A
Cited
US5298463A
Cited
US5217926A
Cited
US5403435A
Cited
US5372973A
Cited
US5229331A
Cited
US5300463A
Cited
US5306951A
Cited
US5286344A
Cited
US5358892A
Cited
US5366590A
Cited
US5302233A
Cited
US5407870A
Cited
US5340765A
Cited
US5505816A
Cited
US5396093A
Cited
US5405791A
Cited
US5472896A
Cited
US5480814A
Cited
US5700349A
Cited
US5502009A
Cited
US5710067A
Cited
US5595928A
Cited
US5700708A
Cited
US6010935A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-05-02 | 2003-11-01 | 2004-05-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-05-02 | 2007-11-01 | 2008-05-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-05-02 | 2011-11-01 | 2012-05-02 | $7700.00 | Window Closed / Lapsed |