US6016282A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock vernier adjustment
Assignee: Round Rock Research LLC
•
Filing: 1998-05-28
•
Granted: 2000-01-18
•
Expires: 2018-05-28
Abstract
Abstract A integrated circuit, such as a memory integrated circuit, includes a vernier clock adjustment circuit receiving an input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay. An edge triggered circuit receives data and the rising-edge and falling-edge clock signals, and stores data at the rising-edge of the rising-edge clock signal and at the falling-edge of the falling-edge clock signal. One form of the invention is a memory system having a memory controller coupled to memory modules through data and command busses. Each memory module includes the vernier clock adjustment circuitry.
Inventors
- 👤 Brent Keeth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:02
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1668; G06F13/1689
Claims Analysis
Total Claims: 73
Claim 1
Independent Claim
130 words
An integrated circuit, comprising: a vernier clock adjustment circuit receiving an input clock signal, the vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving a binary signal, the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a first operation on the binary signal at a first edge of the rising-edge clock signal and performing a second operation at a second edge of the falling-edge clock signal.
Claim 2
Dependent Claim
130 words
An integrated circuit, comprising: a vernier clock adjustment circuit receiving an input clock signal, the vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving a binary signal, the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a first operation on the binary signal at a first edge of the rising-edge clock signal and performing a second operation at a second edge of the falling-edge clock signal.
Claim 3
Dependent Claim
23 words
The integrated circuit of claim 1 wherein the first edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 4
Dependent Claim
23 words
The integrated circuit of claim 1 wherein the second edge of the falling-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 5
Dependent Claim
32 words
The integrated circuit of claim 1 wherein the first operation performed by the edge triggered circuit comprises storing the binary signal at the first edge of the of the rising-edge clock signal.
Claim 6
Dependent Claim
32 words
The integrated circuit of claim 1 wherein the second operation performed by the edge triggered circuit comprises storing the binary signal at the second edge of the of the falling-edge clock signal.
Claim 7
Dependent Claim
41 words
The integrated circuit of claim 1 wherein the edge triggered circuit comprises a First-In, First-Out buffer that transfers samples of the binary signal on each first edge of the rising-edge clock signal and each second edge of the falling-edge clock signal.
Claim 8
Dependent Claim
41 words
The integrated circuit of claim 1 wherein the edge triggered circuit comprises a latch that stores a respective samples of the binary signal on each first edge of the rising-edge clock signal and each second edge of the falling-edge clock signal.
Claim 9
Dependent Claim
130 words
An integrated circuit, comprising: a vernier clock adjustment circuit receiving an input clock signal, the vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and an edge triggered circuit receiving a binary signal, the falling-edge clock signal and the rising-edge clock signal, the edge triggered circuit performing a first operation on the binary signal at a first edge of the falling-edge clock signal and performing a second operation at a second edge of the rising-edge clock signal.
Claim 10
Dependent Claim
130 words
An integrated circuit, comprising: a vernier clock adjustment circuit receiving an input clock signal, the vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and an edge triggered circuit receiving a binary signal, the falling-edge clock signal and the rising-edge clock signal, the edge triggered circuit performing a first operation on the binary signal at a first edge of the falling-edge clock signal and performing a second operation at a second edge of the rising-edge clock signal.
Claim 11
Dependent Claim
23 words
The integrated circuit of claim 8 wherein the first edge of the falling-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 12
Dependent Claim
23 words
The integrated circuit of claim 8 wherein the second edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 13
Dependent Claim
32 words
The integrated circuit of claim 8 wherein the first operation performed by the edge triggered circuit comprises storing the binary signal at the first edge of the of the falling-edge clock signal.
Claim 14
Dependent Claim
32 words
The integrated circuit of claim 8 wherein the second operation performed by the edge triggered circuit comprises storing the binary signal at the second edge of the of the rising-edge clock signal.
Claim 15
Dependent Claim
41 words
The integrated circuit of claim 8 wherein the edge triggered circuit comprises a First-In, First-Out buffer that transfers samples of the binary signal on each first edge of the falling-edge clock signal and each second edge of the rising-edge clock signal.
Claim 16
Dependent Claim
41 words
The integrated circuit of claim 8 wherein the edge triggered circuit comprises a latch that stores a respective samples of the binary signal on each first edge of the falling-edge clock signal and each second edge of the rising-edge clock signal.
Claim 17
Dependent Claim
197 words
A signal coupling system, comprising: a memory controller generating a clock signal on a clock terminal and a plurality of bits of a digital signal on a signal bus; a vernier clock adjustment circuit having a clock input coupled to the clock terminal of the memory controller to receive the clock signal from the memory controller, the vernier clock adjustment circuit providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further having a delay adjustment input adapted to receive delay control signals controlling the magnitude of the rising-edge delay and the falling-edge delay; and a plurality of latches, each latch having an input terminal coupled to a respective bit of the signal bus and first and second clock terminals coupled to the vernier clock adjustment circuit to receive the rising-edge clock signal and the falling-edge clock signal, the latches being constructed to store respective bits of the digital signal from the memory controller on the rising-edge of the rising-edge clock signal and on the falling-edge of the falling-edge clock signal.
Claim 18
Dependent Claim
197 words
A signal coupling system, comprising: a memory controller generating a clock signal on a clock terminal and a plurality of bits of a digital signal on a signal bus; a vernier clock adjustment circuit having a clock input coupled to the clock terminal of the memory controller to receive the clock signal from the memory controller, the vernier clock adjustment circuit providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further having a delay adjustment input adapted to receive delay control signals controlling the magnitude of the rising-edge delay and the falling-edge delay; and a plurality of latches, each latch having an input terminal coupled to a respective bit of the signal bus and first and second clock terminals coupled to the vernier clock adjustment circuit to receive the rising-edge clock signal and the falling-edge clock signal, the latches being constructed to store respective bits of the digital signal from the memory controller on the rising-edge of the rising-edge clock signal and on the falling-edge of the falling-edge clock signal.
Claim 19
Dependent Claim
65 words
The signal coupling system of claim 15, wherein the vernier clock adjustment circuit comprises: a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay.
Claim 20
Dependent Claim
65 words
The signal coupling system of claim 15, wherein the vernier clock adjustment circuit comprises: a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay.
Claim 21
Dependent Claim
67 words
The signal coupling system of claim 15, wherein the vernier clock adjustment circuit comprises: a rising-edge delay circuit receiving the input clock signal and independently providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and a falling-edge delay circuit receiving the input clock signal and independently providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay.
Claim 22
Dependent Claim
215 words
A signal coupling system, comprising: a memory controller generating a clock signal on a clock terminal and receiving or supplying a plurality of bits of a digital signal on a signal bus; a vernier clock adjustment circuit having a clock input coupled to the clock terminal of the memory controller to receive the clock signal from the memory controller, the vernier clock adjustment circuit providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further having a delay adjustment input adapted to receive delay control signals controlling the magnitude of the rising-edge delay and the falling-edge delay; and a plurality of First-In, First-Out ("FIFO") buffers, each having an input terminal coupled to a respective bit of the signal bus and first and second clock terminals coupled to the vernier clock adjustment circuit to receive the rising-edge clock signal and the falling-edge clock signal, the FIFO buffers being constructed to receive respective bits of the digital signal from the memory controller or supply respective bits of the digital signal to the memory controller on the rising-edge of the rising-edge clock signal and on the falling-edge of the falling-edge clock signal.
Claim 23
Dependent Claim
215 words
A signal coupling system, comprising: a memory controller generating a clock signal on a clock terminal and receiving or supplying a plurality of bits of a digital signal on a signal bus; a vernier clock adjustment circuit having a clock input coupled to the clock terminal of the memory controller to receive the clock signal from the memory controller, the vernier clock adjustment circuit providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further having a delay adjustment input adapted to receive delay control signals controlling the magnitude of the rising-edge delay and the falling-edge delay; and a plurality of First-In, First-Out ("FIFO") buffers, each having an input terminal coupled to a respective bit of the signal bus and first and second clock terminals coupled to the vernier clock adjustment circuit to receive the rising-edge clock signal and the falling-edge clock signal, the FIFO buffers being constructed to receive respective bits of the digital signal from the memory controller or supply respective bits of the digital signal to the memory controller on the rising-edge of the rising-edge clock signal and on the falling-edge of the falling-edge clock signal.
Claim 24
Dependent Claim
65 words
The signal coupling system of claim 19, wherein the vernier clock adjustment circuit comprises: a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay.
Claim 25
Dependent Claim
65 words
The signal coupling system of claim 19, wherein the vernier clock adjustment circuit comprises: a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay.
Claim 26
Dependent Claim
67 words
The signal coupling system of claim 19, wherein the vernier clock adjustment circuit comprises: a rising-edge delay circuit receiving the input clock signal and independently providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and a falling-edge delay circuit receiving the input clock signal and independently providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay.
Claim 27
Dependent Claim
181 words
A memory device comprising: a data bus coupling data to and from the memory device; a plurality of arrays of memory cells for storing data, the arrays of memory cells including a data path coupling data to and from the data bus; a command bus receiving commands to generate control signals corresponding thereto; a clock line receiving an input clock signal; and a vernier clock adjustment circuit receiving the input clock signal, the vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a predetermined operation in the memory device at a first edge of the rising-edge clock signal and at a second edge of the falling-edge clock signal.
Claim 28
Dependent Claim
181 words
A memory device comprising: a data bus coupling data to and from the memory device; a plurality of arrays of memory cells for storing data, the arrays of memory cells including a data path coupling data to and from the data bus; a command bus receiving commands to generate control signals corresponding thereto; a clock line receiving an input clock signal; and a vernier clock adjustment circuit receiving the input clock signal, the vernier clock adjustment circuit including a rising-edge delay circuit receiving the input clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay, the vernier clock adjustment circuit further including a falling-edge delay circuit receiving the rising-edge clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay; and an edge triggered circuit receiving the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a predetermined operation in the memory device at a first edge of the rising-edge clock signal and at a second edge of the falling-edge clock signal.
Claim 29
Dependent Claim
23 words
The memory device of claim 23 wherein the first edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 30
Dependent Claim
23 words
The memory device of claim 23 wherein the second edge of the falling-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 31
Dependent Claim
47 words
The memory device of claim 23 wherein the predetermined operation performed by the edge triggered circuit comprises storing data applied to the memory device at the first edge of the of the rising-edge clock signal and at the second edge of the of the falling-edge clock signal.
Claim 32
Dependent Claim
46 words
The memory device of claim 23 wherein the predetermined operation performed by the edge triggered circuit comprises outputting data from the memory device at the first edge of the of the rising-edge clock signal and at the second edge of the of the falling-edge clock signal.
Claim 33
Dependent Claim
49 words
The memory device of claim 23 wherein the predetermined operation performed by the edge triggered circuit comprises storing a command signal applied to the memory device at the first edge of the of the rising-edge clock signal and at the second edge of the of the falling-edge clock signal.
Claim 34
Dependent Claim
54 words
The memory device of claim 23 wherein the edge triggered circuit comprises a First-In, First-Out buffer that is operable to transfer a binary signal into and out of the buffer responsive to the first edge of the of the rising-edge clock signal and at the second edge of the of the falling-edge clock signal.
Claim 35
Dependent Claim
46 words
The memory device of claim 23 wherein the edge triggered circuit comprises a latch that is operable to store a binary signal responsive to the first edge of the of the rising-edge clock signal and at the second edge of the of the falling-edge clock signal.
Claim 36
Dependent Claim
181 words
A memory device comprising: a data bus coupling data to and from the memory device; a plurality of arrays of memory cells for storing data, the arrays of memory cells including a data path coupling data to and from the data bus; a command bus receiving commands to generate control signals corresponding thereto; a clock line receiving an input clock signal; and a vernier clock adjustment circuit receiving the input clock signal, the vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and an edge triggered circuit receiving the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a predetermined operation in the memory device at a first edge of the falling-edge clock signal and at a second edge of the rising-edge clock signal.
Claim 37
Dependent Claim
181 words
A memory device comprising: a data bus coupling data to and from the memory device; a plurality of arrays of memory cells for storing data, the arrays of memory cells including a data path coupling data to and from the data bus; a command bus receiving commands to generate control signals corresponding thereto; a clock line receiving an input clock signal; and a vernier clock adjustment circuit receiving the input clock signal, the vernier clock adjustment circuit including a falling-edge delay circuit receiving the input clock signal and providing a falling-edge clock signal representing the input clock signal delayed by a falling-edge delay, the vernier clock adjustment circuit further including a rising-edge delay circuit receiving the falling-edge clock signal and providing a rising-edge clock signal representing the input clock signal delayed by a rising-edge delay; and an edge triggered circuit receiving the rising-edge clock signal and the falling-edge clock signal, the edge triggered circuit performing a predetermined operation in the memory device at a first edge of the falling-edge clock signal and at a second edge of the rising-edge clock signal.
Claim 38
Dependent Claim
23 words
The memory device of claim 31 wherein the first edge of the failing-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 39
Dependent Claim
23 words
The memory device of claim 31 wherein the second edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 40
Dependent Claim
47 words
The memory device of claim 31 wherein the predetermined operation performed by the edge triggered circuit comprises storing data applied to the memory device at the first edge of the of the falling-edge clock signal and at the second edge of the of the rising-edge clock signal.
Claim 41
Dependent Claim
46 words
The memory device of claim 31 wherein the predetermined operation performed by the edge triggered circuit comprises outputting data from the memory device at the first edge of the of the falling-edge clock signal and at the second edge of the of the rising-edge clock signal.
Claim 42
Dependent Claim
49 words
The memory device of claim 31 wherein the predetermined operation performed by the edge triggered circuit comprises storing a command signal applied to the memory device at the first edge of the of the falling-edge clock signal and at the second edge of the of the rising-edge clock signal.
Claim 43
Dependent Claim
54 words
The memory device of claim 31 wherein the edge triggered circuit comprises a First-In, First-Out buffer that is operable to transfer a binary signal into and out of the buffer responsive to the first edge of the of the falling-edge clock signal and at the second edge of the of the rising-edge clock signal.
Claim 44
Dependent Claim
46 words
The memory device of claim 31 wherein the edge triggered circuit comprises a latch that is operable to store a binary signal responsive to the first edge of the of the falling-edge clock signal and at the second edge of the of the rising-edge clock signal.
Claim 45
Independent Claim
74 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; delaying the input clock signal by a rising-edge delay to provide a rising-edge clock signal; delaying the rising-edge clock signal by a falling-edge delay to provide a falling-edge clock signal; performing a first operation on the binary signal at a first edge of the rising-edge clock signal; and performing a second operating at a second edge of the falling-edge clock signal.
Claim 46
Independent Claim
74 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; delaying the input clock signal by a rising-edge delay to provide a rising-edge clock signal; delaying the rising-edge clock signal by a falling-edge delay to provide a falling-edge clock signal; performing a first operation on the binary signal at a first edge of the rising-edge clock signal; and performing a second operating at a second edge of the falling-edge clock signal.
Claim 47
Dependent Claim
22 words
The method of claim 39 wherein the first edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 48
Dependent Claim
22 words
The method of claim 39 wherein the second edge of the falling-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 49
Dependent Claim
25 words
The method of claim 39 wherein the first operation comprises storing the binary signal at the first edge of the of the rising-edge clock signal.
Claim 50
Dependent Claim
25 words
The method of claim 39 wherein the second operation comprises storing the binary signal at the second edge of the of the falling-edge clock signal.
Claim 51
Independent Claim
74 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; delaying the input clock signal by a falling-edge delay to provide a falling-edge clock signal; delaying the falling-edge clock signal by a rising-edge delay to provide a rising-edge clock signal; performing a first operation on the binary signal at a first edge of the falling-edge clock signal; and performing a second operating at a second edge of the rising-edge clock signal.
Claim 52
Independent Claim
74 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; delaying the input clock signal by a falling-edge delay to provide a falling-edge clock signal; delaying the falling-edge clock signal by a rising-edge delay to provide a rising-edge clock signal; performing a first operation on the binary signal at a first edge of the falling-edge clock signal; and performing a second operating at a second edge of the rising-edge clock signal.
Claim 53
Dependent Claim
22 words
The method of claim 44 wherein the first edge of the falling-edge clock signal comprises the falling-edge of the falling-edge clock signal.
Claim 54
Dependent Claim
22 words
The method of claim 44 wherein the second edge of the rising-edge clock signal comprises the rising-edge of the rising-edge clock signal.
Claim 55
Dependent Claim
25 words
The method of claim 44 wherein the first operation comprises storing the binary signal at the first edge of the of the falling-edge clock signal.
Claim 56
Dependent Claim
25 words
The method of claim 44 wherein the second operation comprises storing the binary signal at the second edge of the of the rising-edge clock signal.
Claim 57
Independent Claim
100 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; generating a first trigger signal subsequent to each rising-edge of the input clock signal, each first trigger signal being generated after a rising-edge delay has elapsed from each rising-edge of the input clock signal; generating a second trigger signal subsequent to each falling-edge of the input clock signal, each second trigger signal being generated after a falling-edge delay has elapsed from each falling-edge of the input clock signal; and performing a predetermined operation on the binary signal responsive to each of the first and second trigger signals.
Claim 58
Independent Claim
100 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; generating a first trigger signal subsequent to each rising-edge of the input clock signal, each first trigger signal being generated after a rising-edge delay has elapsed from each rising-edge of the input clock signal; generating a second trigger signal subsequent to each falling-edge of the input clock signal, each second trigger signal being generated after a falling-edge delay has elapsed from each falling-edge of the input clock signal; and performing a predetermined operation on the binary signal responsive to each of the first and second trigger signals.
Claim 59
Dependent Claim
22 words
The method of claim 49 wherein, the magnitude of the rising-edge delay is determined independently of the magnitude of the falling-edge delay.
Claim 60
Dependent Claim
28 words
The method of claim 49 wherein, the predetermined operation comprises storing a respective sample of the binary signal responsive to each of the first and second trigger signals.
Claim 61
Dependent Claim
18 words
The method of claim 49 further comprising adjusting the magnitudes of the rising-edge delay and the falling-edge delay.
Claim 62
Independent Claim
86 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; establishing a rising-edge delay value; establishing a falling-edge delay value; performing a first operation in the integrated circuit after a first delay has elapsed from each rising-edge of the input clock signal, the first delay corresponding to the rising-edge delay value; and performing a second operation in the integrated circuit after a second delay has elapsed from each falling-edge of the input clock signal, the second delay corresponding to the falling-edge delay value.
Claim 63
Independent Claim
86 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; establishing a rising-edge delay value; establishing a falling-edge delay value; performing a first operation in the integrated circuit after a first delay has elapsed from each rising-edge of the input clock signal, the first delay corresponding to the rising-edge delay value; and performing a second operation in the integrated circuit after a second delay has elapsed from each falling-edge of the input clock signal, the second delay corresponding to the falling-edge delay value.
Claim 64
Dependent Claim
26 words
The method of claim 53 wherein establishing the falling-edge delay value comprises establishing the falling-edge delay value independently of the magnitude of the rising-edge delay value.
Claim 65
Dependent Claim
38 words
The method of claim 53 wherein the first operation comprises storing a sample of a binary signal each time the first delay corresponding to the rising-edge delay value has elapsed from each rising-edge of the input clock signal.
Claim 66
Dependent Claim
39 words
The method of claim 53 wherein the first operation comprises storing a sample of a binary signal each time the second delay corresponding to the falling -edge delay value has elapsed from each falling-edge of the input clock signal.
Claim 67
Dependent Claim
20 words
The method of claim 53 further comprising adjusting the rising-edge delay value and the magnitude of the falling-edge delay value.
Claim 68
Independent Claim
86 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; establishing a falling-edge delay value; establishing a rising-edge delay value; performing a first operation in the integrated circuit after a first delay has elapsed from each falling-edge of the input clock signal, the first delay corresponding to the falling-edge delay value; and performing a second operation in the integrated circuit after a second delay has elapsed from each rising-edge of the input clock signal, the second delay corresponding to the rising-edge delay value.
Claim 69
Independent Claim
86 words
A method of operating an integrated circuit, comprising: receiving an input clock signal; establishing a falling-edge delay value; establishing a rising-edge delay value; performing a first operation in the integrated circuit after a first delay has elapsed from each falling-edge of the input clock signal, the first delay corresponding to the falling-edge delay value; and performing a second operation in the integrated circuit after a second delay has elapsed from each rising-edge of the input clock signal, the second delay corresponding to the rising-edge delay value.
Claim 70
Dependent Claim
38 words
The method of claim 58 wherein the first operation comprises storing a sample of a binary signal each time the first delay corresponding to the rising-edge delay value has elapsed from each rising-edge of the input clock signal.
Claim 71
Dependent Claim
39 words
The method of claim 58 wherein the first operation comprises storing a sample of a binary signal each time the second delay corresponding to the falling -edge delay value has elapsed from each falling-edge of the input clock signal.
Claim 72
Dependent Claim
23 words
The method of claim 58 further comprising adjusting the magnitude of the rising-edge delay value and the magnitude of the falling-edge delay value.
Claim 73
Dependent Claim
40 words
The method of claim 58 wherein adjusting the magnitude of the rising-edge delay value and the magnitude of the falling-edge delay value comprising adjusting the magnitude of the rising-edge delay value independently of the magnitude of the falling-edge delay value.
References Cited (Backward Citations)
US3633174A
Cited
US4096402A
Cited
US4077016A
Cited
US4404474A
Cited
US4481625A
Cited
US4511846A
Cited
US4514647A
Cited
US4687951A
Cited
US4600895A
Cited
US4638187A
Cited
US4638187B1
Cited
US4789796A
Cited
US5636163A
Cited
US4773085A
Cited
US5086500A
Cited
US4893087A
Cited
US4984204A
Cited
US4902986B1
Cited
US4902986A
Cited
US5020023A
Cited
US4958088A
Cited
US5165046A
Cited
US5179298A
Cited
US5087828A
Cited
US5408640A
Cited
US5239206A
Cited
US5513327A
Cited
US5473575A
Cited
US5243703A
Cited
US5657481A
Cited
US5038115A
Cited
US5134311A
Cited
US5122690A
Cited
US5257294A
Cited
US5311483A
Cited
US5128563A
Cited
US5281865A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5212601A
Cited
US5256989A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
US5465076A
Cited
US5283631A
Cited
US5498990A
Cited
US5295164A
Cited
US5321368A
Cited
US5432823A
Cited
US5355391A
Cited
US5361002A
Cited
US5278460A
Cited
US5390308A
Cited
US5254883A
Cited
US5410263A
Cited
US5485490A
Cited
US5268639A
Cited
US5274276A
Cited
US5473274A
Cited
US5416436A
Cited
US5448193A
Cited
US5311481A
Cited
US5420544A
Cited
US5539345A
Cited
US5347177A
Cited
US5544203A
Cited
US5488321A
Cited
US5347179A
Cited
US5337285A
Cited
US5446696A
Cited
US5506814A
Cited
US5430676A
Cited
US5572557A
Cited
US5428311A
Cited
US5473639A
Cited
US5552727A
Cited
US5451898A
Cited
US5590073A
Cited
US5400283A
Cited
US5574698A
Cited
US5438545A
Cited
US5579326A
Cited
US5614855A
Cited
US5508638A
Cited
US5440514A
Cited
US5568075A
Cited
US5589788A
Cited
US5457407A
Cited
US5694065A
Cited
US5619473A
Cited
US5627780A
Cited
US5568077A
Cited
US5497127A
Cited
US5577236A
Cited
US5489864A
Cited
US5578940A
Cited
US5621690A
Cited
US5638335A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-17 | 2003-07-19 | 2004-01-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-17 | 2007-07-19 | 2008-01-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-17 | 2011-07-19 | 2012-01-18 | $7700.00 | Window Closed / Lapsed |