US6003107A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuitry for providing external access to signals that are internal to an integrated circuit chip package
Assignee: Samsung Electronics Co Ltd
•
Filing: 1996-09-10
•
Granted: 1999-12-14
•
Expires: 2016-09-10
Abstract
Abstract Circuitry for providing external access to signals that are internal to an integrated circuit chip package. A plurality of N:1 multiplexers are physically distributed throughout the integrated circuit die. Each of the multiplexers has its N inputs coupled to a nearby set of N nodes within the integrated circuit, and each of the multiplexers is coupled to a source of select information operable to select one node from the set of N nodes for external access. Each of the multiplexers has its output coupled to an externally-accessible chip pad. The integrated circuit is a microprocessor, and the source of select information may include a storage element. If so, additional circuitry is provided for writing data from a register of the microprocessor to the storage element using one or more microprocessor instructions. Each multiplexer may be coupled to a different source of select information, or all multiplexers may be coupled to the same select information. Moreover, a fixed set of interconnect traces may be provided to couple a fixed set of nodes to an additional set of externally-accessible chip pads. One or more M:1 multiplexers may also be provided, having their M inputs coupled to M different outputs of the N:1 multiplexers. Each of the M:1 multiplexers may be coupled to a second source of select information. Preferably, the outputs of the M:1 multiplexers will be coupled to a circuitry for facilitating debug and performance monitoring of the integrated circuit.
Inventors
- 👤 Gregory L. Ranson
- 👤 John W. Bockhaus
- 👤 Gregg B. Lesartre
- 👤 Patrick Knebel
- 👤 Paul L. Perez
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:07
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/02
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
144 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, said circuitry comprising; a plurality of N:1 multiplexers physically distributed throughout the integrated circuit die, each of said plural multiplexers having all of its N inputs coupled to a nearby set of N nodes within the integrated circuit, each of said plural multiplexers coupled to a source of select information operable to select one node from said set of N nodes for external access, and each of said plural multiplexers having its output coupled directly to an externally-accessible chip pad; and at least one M:1 multiplexer having its M inputs coupled directly to M different outputs of said N:1 multiplexers, each of said M:1 multiplexers coupled to a second source of select information and having its output coupled to a circuitry for facilitating debug of the integrated circuit.
Claim 2
Dependent Claim
144 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, said circuitry comprising; a plurality of N:1 multiplexers physically distributed throughout the integrated circuit die, each of said plural multiplexers having all of its N inputs coupled to a nearby set of N nodes within the integrated circuit, each of said plural multiplexers coupled to a source of select information operable to select one node from said set of N nodes for external access, and each of said plural multiplexers having its output coupled directly to an externally-accessible chip pad; and at least one M:1 multiplexer having its M inputs coupled directly to M different outputs of said N:1 multiplexers, each of said M:1 multiplexers coupled to a second source of select information and having its output coupled to a circuitry for facilitating debug of the integrated circuit.
Claim 3
Dependent Claim
48 words
The circuitry of claim 1, wherein said integrated circuit is a microprocessor, wherein said source of select information comprises a storage element, and wherein said circuitry further comprises: circuitry for writing data from a register of said microprocessor to said storage element using at least one microprocessor instruction.
Claim 4
Dependent Claim
20 words
The circuitry of claim 1, wherein each of said plural multiplexers is coupled to a different source of select information.
Claim 5
Dependent Claim
21 words
The circuitry of claim 1, wherein each of said M:1 multiplexers is coupled to a different second source of select information.
Claim 6
Dependent Claim
51 words
The circuitry of claim 1, wherein said source of select information comprises a storage element, and further comprising circuitry for facilitating debug of the integrated circuit, said circuitry for facilitating debug of the integrated circuit operable to change the contents of said storage element responsive to the occurrence of an event.
Claim 7
Dependent Claim
46 words
The circuitry of claim 1, wherein said second source of select information comprises a second storage element, and wherein said circuitry for facilitating debug of the integrated circuit is operable to change the contents of said second storage element responsive to the occurrence of an event.
Claim 8
Dependent Claim
60 words
The circuitry of claim 1, wherein said source of select information comprises a storage element, and said second source of select information comprises a second storage element, and wherein said circuitry for facilitating debug of the integrated circuit is operable to change the contents of said storage element and said second storage element responsive to the occurrence of an event.
Claim 9
Dependent Claim
42 words
The circuitry of claim 2, wherein each of said plural multiplexers is coupled to a different source of select information, and wherein said circuitry for writing data is operable to write data to each of said different sources of select information independently.
Claim 10
Dependent Claim
31 words
The circuitry of claim 2, further comprising a fixed set of interconnect traces coupling a fixed set of nodes of said integrated circuit to an additional set of externally-accessible chip pads.
Claim 11
Dependent Claim
41 words
The circuitry of claim 2, wherein said second source of select information comprises a second storage element; and wherein said circuitry for writing data is also operable to write data to said second storage element using at least one microprocessor instruction.
Claim 12
Dependent Claim
31 words
The circuitry of claim 8, further comprising a fixed set of interconnect traces coupling a fixed set of nodes of said integrated circuit to an additional set of externally-accessible chip pads.
Claim 13
Dependent Claim
65 words
The circuitry of claim 10, wherein each of said M:1 multiplexers is coupled to a different second source of select information; wherein each of said different second sources of select information comprises a second storage element; and wherein said circuitry for writing data is also operable to write data to each of said second sources of select information independently using at least one microprocessor instruction.
Claim 14
Dependent Claim
31 words
The circuitry of claim 12, further comprising a fixed set of interconnect traces coupling a fixed set of nodes of said integrated circuit to an additional set of externally-accessible chip pads.
Claim 15
Dependent Claim
101 words
An integrated circuit, comprising; a first plurality of M multiplexers physically distributed throughout the integrated circuit, each of said M multiplexers having N inputs directly coupled to N nodes within the integrated circuit, and each of said M multiplexers having an output coupled directly to a unique externally accessible chip pad; a second plurality of O multiplexers, each of said O multiplexers having P inputs directly coupled to P outputs of said M multiplexers; wherein each of said O multiplexers is operable to select one of P outputs of a subset of said M multiplexers for feedback to said integrated circuit.
Claim 16
Dependent Claim
101 words
An integrated circuit, comprising; a first plurality of M multiplexers physically distributed throughout the integrated circuit, each of said M multiplexers having N inputs directly coupled to N nodes within the integrated circuit, and each of said M multiplexers having an output coupled directly to a unique externally accessible chip pad; a second plurality of O multiplexers, each of said O multiplexers having P inputs directly coupled to P outputs of said M multiplexers; wherein each of said O multiplexers is operable to select one of P outputs of a subset of said M multiplexers for feedback to said integrated circuit.
Claim 17
Dependent Claim
166 words
An integrated circuit, comprising; a first multiplexer subsystem comprising a plurality of first multiplexers physically distributed throughout the integrated circuit, said first multiplexer subsystem having N inputs each coupled to one of N nodes within the integrated circuit and having M outputs coupled directly to externally-accessible chip pads; a first source of select information operably associated with said first multiplexer subsystem to select a subset of said N inputs for connection to said M outputs; a second multiplexer subsystem having M inputs directly coupled to said M outputs of said first multiplexer subsystem and having O outputs coupled to input nodes of said integrated circuit, said second multiplexer subsystem having at least one multiplexer having a plurality of inputs, at least two of said plurality of inputs being directly coupled to at least two of said M outputs; and a second source of select information operably associated with said second multiplexer subsystem to select a subset of said M inputs for connection to said O outputs.
Claim 18
Dependent Claim
166 words
An integrated circuit, comprising; a first multiplexer subsystem comprising a plurality of first multiplexers physically distributed throughout the integrated circuit, said first multiplexer subsystem having N inputs each coupled to one of N nodes within the integrated circuit and having M outputs coupled directly to externally-accessible chip pads; a first source of select information operably associated with said first multiplexer subsystem to select a subset of said N inputs for connection to said M outputs; a second multiplexer subsystem having M inputs directly coupled to said M outputs of said first multiplexer subsystem and having O outputs coupled to input nodes of said integrated circuit, said second multiplexer subsystem having at least one multiplexer having a plurality of inputs, at least two of said plurality of inputs being directly coupled to at least two of said M outputs; and a second source of select information operably associated with said second multiplexer subsystem to select a subset of said M inputs for connection to said O outputs.
Claim 19
Dependent Claim
205 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, comprising; a plurality of N nodes; a plurality of first multiplexers physically distributed throughout the integrated circuit chip package, each of said first multiplexers having a plurality of inputs and an output; a first set of leads, each of said first leads directly interconnecting one of said plurality of N nodes with one of said inputs of one of said first multiplexers; a plurality of chip pads; a second set of leads, each of said second leads directly interconnecting an output of one of said first multiplexers with one of said plurality of chip pads; a second set of multiplexers, each of said second multiplexers having a plurality of inputs and an output; a third set of leads, each of said third leads directly interconnecting one of said second leads with an input of one of said second multiplexers, wherein more than one of said second leads is connected to each of said second multiplexers; a second set of nodes; and a fourth set of leads, each of said fourth leads directly interconnecting an output of one of said second multiplexers with one of said second set of nodes.
Claim 20
Dependent Claim
205 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, comprising; a plurality of N nodes; a plurality of first multiplexers physically distributed throughout the integrated circuit chip package, each of said first multiplexers having a plurality of inputs and an output; a first set of leads, each of said first leads directly interconnecting one of said plurality of N nodes with one of said inputs of one of said first multiplexers; a plurality of chip pads; a second set of leads, each of said second leads directly interconnecting an output of one of said first multiplexers with one of said plurality of chip pads; a second set of multiplexers, each of said second multiplexers having a plurality of inputs and an output; a third set of leads, each of said third leads directly interconnecting one of said second leads with an input of one of said second multiplexers, wherein more than one of said second leads is connected to each of said second multiplexers; a second set of nodes; and a fourth set of leads, each of said fourth leads directly interconnecting an output of one of said second multiplexers with one of said second set of nodes.
Claim 21
Dependent Claim
135 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, said circuitry comprising; a plurality of N:1 multiplexers, each of said plural multiplexers having its N inputs coupled to a set of N nodes within the integrated circuit, and each of said plural multiplexers coupled to a source of select information operable to select one node from said set of N nodes for external access, and each of said plural multiplexers having its output coupled dirty to an extemally-accessible chip pad; and at least one M:1 multiplexer having its M inputs coupled directly to M different outputs of said N:1 mutiplexers, each of said M:1 multiplexes coupled to a second source of select information and having its output coupled to a circuitry for facilitating debug of the integrated circuit.
Claim 22
Dependent Claim
135 words
Circuitry for providing external access to signals that are internal to an integrated circuit chip package, said circuitry comprising; a plurality of N:1 multiplexers, each of said plural multiplexers having its N inputs coupled to a set of N nodes within the integrated circuit, and each of said plural multiplexers coupled to a source of select information operable to select one node from said set of N nodes for external access, and each of said plural multiplexers having its output coupled dirty to an extemally-accessible chip pad; and at least one M:1 multiplexer having its M inputs coupled directly to M different outputs of said N:1 mutiplexers, each of said M:1 multiplexes coupled to a second source of select information and having its output coupled to a circuitry for facilitating debug of the integrated circuit.
Claim 23
Dependent Claim
41 words
The circuitry of claim 17, wherein the plurality of N:1 multiplexers are physically distributed throughout the integrated circuit die, and each of said plural multiplexers having its N inputs coupled to a nearby set of N nodes within the integrated circuit.
Claim 24
Dependent Claim
29 words
The circuitry of claim 18, wherein each of said plural multiplexers has all of its N inputs coupled to a nearby set of N nodes within the integrated circuit.
References Cited (Backward Citations)
US3947823A
Cited
US4303990A
Cited
US4500993A
Cited
US4598385A
Cited
US4491907A
Cited
US4446514A
Cited
US4425643A
Cited
US4431928A
Cited
US4433413A
Cited
US4622669A
Cited
US4674089A
Cited
US4933897A
Cited
US4879646A
Cited
US4910417A
Cited
US5535331A
Cited
US4873666A
Cited
US4924468A
Cited
US4868822A
Cited
US4841232A
Cited
US5173619A
Cited
US4912630A
Cited
US4993027A
Cited
US5136590A
Cited
US5202976A
Cited
US4964033A
Cited
US5053700A
Cited
US5157673A
Cited
US4935719A
Cited
US5226149A
Cited
US5206948A
Cited
US5210862A
Cited
US5226153A
Cited
US5157781A
Cited
US5059942A
Cited
US5564041A
Cited
US5623500A
Cited
US5345580A
Cited
US5375228A
Cited
US5504755A
Cited
US5317711A
Cited
US5534798A
Cited
US5452437A
Cited
US5400345A
Cited
US5579251A
Cited
US5479652B1
Cited
US5479652A
Cited
US5425036A
Cited
US5450349A
Cited
US5327435A
Cited
US5555428A
Cited
US5528526A
Cited
US5418452A
Cited
US5561761A
Cited
US5442641A
Cited
US5590354A
Cited
US5526365A
Cited
US5586288A
Cited
US5640508A
Cited
US5640542A
Cited
US5579492A
Cited
US5473754A
Cited
US5548775A
Cited
US5566300A
Cited
US5488688A
Cited
US5557619A
Cited
US5475815A
Cited
US5532174A
Cited
US5530804A
Cited
US5630048A
Cited
US5606710A
Cited
US5613144A
Cited
US5699516A
Cited
US5519715A
Cited
US5598421A
Cited
US5550528A
Cited
US5606564A
Cited
US5541935A
Cited
US5644609A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |