← Back to Patent Explorer
US5375228A Expired / Lapsed US ⏱️ 0.0 years remaining

Real-time signal analysis apparatus and method for digital signal processor emulation

Assignee: Analog Devices Inc
•
Filing: 1991-02-04
•
Granted: 1994-12-20
•
Expires: 2011-02-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An emulation system used to debug software for a digital signal processor (DSP) includes a built-in digital signal analyzer which operates upon the same digital signals as those presented directly to and outputted by the DSP, bypassing the signal converters used to convert an input analog signal to digital format and the output digital signal to analog format. A host computer communicates with the digital signal analyzer via firmware in a control processor and personality board, or is alternately connected directly with the analyzer. Communications between the digital signal analyzer and the DSP are through the same contact probe as that used for the emulation software. The analyzer may be used to trigger a software function within the emulator based upon the real-time signal from the DSP, and is also capable of interpolating between successive digital values of an analyzed signal for display purposes.

Inventors

  • 👤 Kevin W. Leary
  • 👤 Russell L. Rivin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 22:45
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3656; G06J; G06J1/00

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 179 words
In a digital signal processor (DSP) emulation system for debugging operational software to be run on the DSP, said system including an analog-to-digital converter (ADO) for sampling and converting an input analog signal to a digital format for presentation to a DSP upon which the software is run, a digital-to-analog converter (DAC) for converting a digital output from the DSP to analog format, and an emulator for applying operation software to the DSP for debugging the software, the improvement comprising: a digital signal analyzer which includes means for monitoring a real-time signal from the DSP and for triggering a software function within said emulator upon the occurrence of a predetermined monitored signal event, and a connector providing direct synchronous digital connections from said digital signal analyzer to the output of said ADC and to the input of said DAC for non-intrusively analyzing digital signals presented directly to the DSP, and digital signals outputted directly from the DSP after being operated upon by the software being debugged, said digital signal analyzer being synchronized to said ADC sampling through said collector.
Claim 2
Dependent Claim 179 words
In a digital signal processor (DSP) emulation system for debugging operational software to be run on the DSP, said system including an analog-to-digital converter (ADO) for sampling and converting an input analog signal to a digital format for presentation to a DSP upon which the software is run, a digital-to-analog converter (DAC) for converting a digital output from the DSP to analog format, and an emulator for applying operation software to the DSP for debugging the software, the improvement comprising: a digital signal analyzer which includes means for monitoring a real-time signal from the DSP and for triggering a software function within said emulator upon the occurrence of a predetermined monitored signal event, and a connector providing direct synchronous digital connections from said digital signal analyzer to the output of said ADC and to the input of said DAC for non-intrusively analyzing digital signals presented directly to the DSP, and digital signals outputted directly from the DSP after being operated upon by the software being debugged, said digital signal analyzer being synchronized to said ADC sampling through said collector.
Claim 3
Dependent Claim 60 words
The DSP emulation system of claim 1, wherein said emulator communicates with the DSP through a contact probe, and said digital signal analyzer is connected to the output of said ADC and to the input of said DAC through the same contact probe, said emulator and digital signal analyzer both being synchronized to said ADC sampling through said contact probe.
Claim 4
Dependent Claim 24 words
The DSP emulation system of claim 2, said digital signal analyzer comprising a DSP having hardware interfaces essentially similar to the DSP under test.
Claim 5
Dependent Claim 41 words
The DSP emulator system of claim 1, said digital signal analyzer including means for accumulating a record of said real-time signal over time, and for triggering said software function in response to a predetermined event associated with said accumulated signal record.
Claim 6
Dependent Claim 41 words
The DSP emulation system of claim 1, further comprising means for displaying signals from said digital signal analyzer, and means for interpolating between successive digital values of at least some of said signals to display a smoothed version of the signal.
Claim 7
Dependent Claim 157 words
A digital signal processor (DSP) emulation system for debugging software, comprising: a probe providing electrical signal connections to a DSP, a digital signal analyzer connected by said probe to access and analyze digital signals supplied to and outputted from the DSP, and an emulator communicating with the DSP via the same probe as said analyzer for applying software to be debugged to the DSP, said emulator and digital signal analyzer both being synchronized through said contact probe to said digital signals supplied to the DSP, said emulator including: a control processor controlling the operation of said digital signal analyzer and said emulator, and a host computer for providing operational commands to said control processor, said host computer communicating with said digital signal analyzer to display the results of said signal analysis, said digital signal analyzer communicating with said emulator to trigger software functions in the emulator in response to predetermined digital signal events accessed by said analyzer.
Claim 8
Dependent Claim 157 words
A digital signal processor (DSP) emulation system for debugging software, comprising: a probe providing electrical signal connections to a DSP, a digital signal analyzer connected by said probe to access and analyze digital signals supplied to and outputted from the DSP, and an emulator communicating with the DSP via the same probe as said analyzer for applying software to be debugged to the DSP, said emulator and digital signal analyzer both being synchronized through said contact probe to said digital signals supplied to the DSP, said emulator including: a control processor controlling the operation of said digital signal analyzer and said emulator, and a host computer for providing operational commands to said control processor, said host computer communicating with said digital signal analyzer to display the results of said signal analysis, said digital signal analyzer communicating with said emulator to trigger software functions in the emulator in response to predetermined digital signal events accessed by said analyzer.
Claim 9
Dependent Claim 47 words
The DSP emulation system of claim 6, wherein said emulator includes personality circuitry interfacing between said emulator and said probe for rendering said emulator compatible with the DSP, said host computer communicating with the digital signal analyzer via firmware in said control processor and said personality circuitry.
Claim 10
Dependent Claim 17 words
The DSP emulation system of claim 7, said host computer communicating directly with the digital signal analyzer.

References Cited (Backward Citations)

US4674089A Cited
US4796258A Cited
US4821269A Cited
US4843608A Cited
US5043990A Cited
US4943969A Cited
US5228039A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1997-12-19 1998-06-20 1998-12-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2001-12-19 2002-06-20 2002-12-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2005-12-19 2006-06-20 2006-12-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag