US4873666A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Message FIFO buffer controller
Assignee: Nortel Networks Ltd
•
Filing: 1987-10-15
•
Granted: 1989-10-10
•
Expires: 2007-10-15
Abstract
Abstract A FIFO (first in first out) control circuit for providing address information to a FIFO memory uses two up counters--one to provide the write address and one to provide the read address. A multiplexer selects which addresses (read or write) are used. Two storage registers are used to temporarily "hold" the output from the counters. This enables the counters to be re-loaded with their original "count" to enable either a re-reading or a re-writing of a message stored in the FIFO memory. Comparators and logic circuitry are used to provide two status output signals, namely full (or not) and empty (or not).
Inventors
- 👤 Martin C. Lefebvre
- 👤 Carmine A. Ciancibello
- 👤 Youssef A. Geadah
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:37
CPC Classifications
G; G11; G11C; G11C7/00; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F5/12; G06F5/14; G06F2205/00; G06F2205/06; G06F2205/062
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
144 words
A control circuit for a FIFO (first in first out) memory circuit for providing address information to a FIFO memory means having an address field of n bits, said control circuit comprising: a first means for providing a first binary signal having n+1 bits; a second means for providing a second binary signal having n+1 bits; a first storage means for selectively receiving and storing the output of said first means; second storage means for selectively receiving and storing the output of said second means; first comparator means for comparing the output of said first storage means with the output of said second means and producing a first control signal indicative of said comparison; and second comparator means for comparing the output of said second storage means with the output of said first means and producing a second control signal indicative of said comparison.
Claim 2
Dependent Claim
144 words
A control circuit for a FIFO (first in first out) memory circuit for providing address information to a FIFO memory means having an address field of n bits, said control circuit comprising: a first means for providing a first binary signal having n+1 bits; a second means for providing a second binary signal having n+1 bits; a first storage means for selectively receiving and storing the output of said first means; second storage means for selectively receiving and storing the output of said second means; first comparator means for comparing the output of said first storage means with the output of said second means and producing a first control signal indicative of said comparison; and second comparator means for comparing the output of said second storage means with the output of said first means and producing a second control signal indicative of said comparison.
Claim 3
Dependent Claim
23 words
The control circuit of claim 1 wherein said first means is a counter means and wherein said second means is a counter means.
Claim 4
Dependent Claim
50 words
The control circuit of claim 2 further including a multiplexer means for receiving both said first signal and said second signal and selecting either said first or said second signal as its output whereby the n least significant bits output from said multiplexer are used to address said FIFO memory.
Claim 5
Dependent Claim
114 words
The control circuit of claim 1, 2, or 3 wherein said second comparator comprises: third comparator means for comparing the most significant bit of said first signal with the most significant bit of the output from said second storage means and producing a third control signal indicative of said comparison; fourth comparator means for comparing the n least significant bits of said first signal with the n least significant bits from said second storage means and producing a fourth control signal indicative of said comparison; logic means, responsive to said third control signal and said fourth control signal, to produce said second control signal indicative of said memory circuit being full or not full.
Claim 6
Dependent Claim
221 words
A control circuit for a FIFO (first in first out) memory circuit for producing address information to a FIFO memory means having an address field of n bits, said control device comprising: first counter means for providing a first binary signal having n+1 bits; second counter means for providing a second binary signal having n+1 bits; multiplexer means for receiving both said first signal and said second signal and selecting either said first or second signal as its output; first storage means for selectively receiving and storing the output of said first counter means; second storage means for selectively receiving and storing the output of said second counter means; first bus means for applying the output of sid first storage means to said first counter means; second bus means for applying the output of said second storage means to said second counter means; first comparator means for comparing the output of said first storage means with the output of said second counter means and producing a first control signal indicative of said comparison; and second comparator means for comparing the output of said second storage means with the output of said first counter means and producing a second control signal indicative of said comparison; whereby the n least significant bits output from said multiplexer are used to address said FIFO memory.
Claim 7
Dependent Claim
221 words
A control circuit for a FIFO (first in first out) memory circuit for producing address information to a FIFO memory means having an address field of n bits, said control device comprising: first counter means for providing a first binary signal having n+1 bits; second counter means for providing a second binary signal having n+1 bits; multiplexer means for receiving both said first signal and said second signal and selecting either said first or second signal as its output; first storage means for selectively receiving and storing the output of said first counter means; second storage means for selectively receiving and storing the output of said second counter means; first bus means for applying the output of sid first storage means to said first counter means; second bus means for applying the output of said second storage means to said second counter means; first comparator means for comparing the output of said first storage means with the output of said second counter means and producing a first control signal indicative of said comparison; and second comparator means for comparing the output of said second storage means with the output of said first counter means and producing a second control signal indicative of said comparison; whereby the n least significant bits output from said multiplexer are used to address said FIFO memory.
Claim 8
Dependent Claim
27 words
The control circuit of claim 5 wherein said first storage means is a binary storage register and wherein said second storage means is a binary storage register.
Claim 9
Dependent Claim
111 words
The control circuit of claim 6 wherein said second comparator comprises: third comparator means for comparing the most significant bit of said first signal with the most significant bit of the output from said second storage means and producing a third control signal indicative of said comparison; fourth comparator means for comparing the n least significant bits of said first signal with the n least significant bits from said second storage and producing a fourth control signal indicative of said comparison; and logic means, responsive to said third control signal and said fourth control signal, to produce said second control signal indicative of said memory circuit being full or not full.
Claim 10
Dependent Claim
14 words
The control circuit of claim 7 wherein said logic means is an AND gate.
References Cited (Backward Citations)
US3601809A
Cited
US4163291A
Cited
US4220997A
Cited
US4171538A
Cited
US4258418A
Cited
US4433394A
Cited
US4378594A
Cited
US4616338A
Cited
US4592019A
Cited
US4694426A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-10-09 | 1993-04-10 | 1993-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-10-09 | 1997-04-10 | 1997-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-10-09 | 2001-04-10 | 2001-10-10 | $7700.00 | Window Closed / Lapsed |