US5946244A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay-locked loop with binary-coupled capacitor
Assignee: Mosaid Technologies Inc
•
Filing: 1997-03-05
•
Granted: 1999-08-31
•
Expires: 2017-03-05
Abstract
Abstract A delay-locked loop incorporates binary-coupled capacitors in a capacitor bank to produce a variable capacitance along a delay line. The variable capacitance allows a delay of the variable delay line to be varied. In response to an input clock signal, the variable delay line produces a delayed output clock signal that is compared at a race detection circuit to the input clock signal. If the delayed clock signal leads the input clock signal, the race detection circuit increments a counter that controls the binary-coupled capacitors. The incremented counter increases the capacitance by coupling additional capacitance to the variable delay line to delay propagation of the delayed clock signal. If the delayed clock signal lags the original clock signal, the race detection circuit decrements the counter to decrease the capacitance, thereby decreasing the delay of the variable delay line. The race detection circuit includes an arbitration circuit that detects when the delayed clock signal and the variable clock signal are substantially synchronized and disables incrementing or decrementing of the counter in response.
Inventors
- 👤 Troy A. Manning
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 14:56
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; H; H03; H03K; H03K5/00; H03K5/13; H03K5/131; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
163 words
A delay-locked loop adapted to produce a delayed output signal in response to an input signal at a selected frequency, comprising: a variable delay circuit having an input terminal, an output terminal, and a control input terminal, the delay circuit including a capacitor bank having a variable capacitance corresponding to a digital control signal adapted to be applied to the control input terminal, the delay circuit being operative to provide the delayed output signal at the output terminal in response to the input signal, the delayed output signal being delayed relative to the input signal by a delay corresponding to the capacitance; and a comparing circuit having a first input coupled to the input terminal, a second input coupled to the output terminal, and a control output coupled to the control input terminal, the comparing circuit being configured to provide the digital control signal at the control output in response to the relative phases of the input signal and the delayed output signal.
Claim 2
Dependent Claim
163 words
A delay-locked loop adapted to produce a delayed output signal in response to an input signal at a selected frequency, comprising: a variable delay circuit having an input terminal, an output terminal, and a control input terminal, the delay circuit including a capacitor bank having a variable capacitance corresponding to a digital control signal adapted to be applied to the control input terminal, the delay circuit being operative to provide the delayed output signal at the output terminal in response to the input signal, the delayed output signal being delayed relative to the input signal by a delay corresponding to the capacitance; and a comparing circuit having a first input coupled to the input terminal, a second input coupled to the output terminal, and a control output coupled to the control input terminal, the comparing circuit being configured to provide the digital control signal at the control output in response to the relative phases of the input signal and the delayed output signal.
Claim 3
Dependent Claim
88 words
The delay-locked loop of claim 1 wherein the comparing circuit includes: an edge comparing circuit including the first and second inputs and having a phase output providing an adjustment signal indicative of edges of the delayed output signal leading or lagging the input signal; and a counter having a counter input coupled to the phase output, the counter being operative to produce the digital signal and responsive to the adjustment signal to vary the digital signal in response to the adjustment signal to increase or decrease the capacitance.
Claim 4
Dependent Claim
47 words
The delay-locked loop of claim 2 wherein the edge comparing circuit includes a race circuit operative to output an up signal indicating an increase in the capacitance in response to the delay signal at the delay input terminal leading the input signal to the primary input terminal.
Claim 5
Dependent Claim
44 words
The delay-locked loop of claim 3 wherein the race circuit is further operative to output a down signal indicating an decrease in the capacitance in response to the delay signal at the delay input terminal lagging the input signal at the primary input terminal.
Claim 6
Dependent Claim
57 words
The delay-locked loop of claim 3 wherein the counter is responsive to the up signal and a count pulse to increment the digital signal and wherein the race circuit is further operative to output the count pulse in response to the delay signal at the delay input terminal leading the input signal at the primary input terminal.
Claim 7
Dependent Claim
46 words
The delay-locked loop of claim 5 wherein the race circuit further includes an arbitration circuit, the arbitration circuit being configured to inhibit the count pulse when the delay signal at the delay input terminal is substantially synchronized to the input signal at the primary input terminal.
Claim 8
Dependent Claim
56 words
The delay-locked loop of claim 1 wherein the capacitor bank includes: a plurality of capacitors coupled in parallel; and a plurality of selection switches each coupled to respective ones of the capacitors, each selection switch being responsive to a selected bit of the digital control signal to selectively decouple the respective capacitor from the remaining capacitors.
Claim 9
Dependent Claim
154 words
The delay-locked loop of claim 7 wherein the variable delay circuit includes: a precharge circuit coupled to the capacitors and responsive to the input signal to precharge the capacitors to a selected voltage wherein the edge comparing circuit includes a race circuit operative to output an up signal indicating an increase in the capacitance in response to the delay signal at the delay input terminal leading the input signal to the primary input terminal; a discharging circuit coupled to the precharge circuit and configured to controllably discharge the capacitors; a voltage detector having a detect input terminal coupled to the capacitors and a detector output terminal, the voltage detector being operative to produce a delayed intermediate signal when the capacitor voltage discharges below a selected threshold voltage; and an output stage having an input terminal coupled to the detector output terminal and responsive to produce the delayed signal in response to the intermediate signal.
Claim 10
Dependent Claim
19 words
The delay-locked loop of claim 8 wherein the output stage includes a plurality of serially coupled fixed delay circuits.
Claim 11
Dependent Claim
29 words
The delay-locked loop of claim 9 wherein the output stage further includes a selectively programmable bypass circuit coupled in parallel with one or more of the fixed delay circuits.
Claim 12
Dependent Claim
300 words
A memory device responsive to an input clock signal, comprising: a command input terminal; a clock input terminal; a memory array; a buffer amplifier having an amplifier input coupled to the clock input terminal and a buffer output, the buffer amplifier being responsive to the input clock signal at the amplifier input to produce a buffered clock signal having a phase shift relative to the input clock signal; a delay-locked loop adapted to produce a plurality of phase shifted signals in response to the buffered clock signal, the delay-locked loop comprising: a variable delay circuit having an input terminal coupled to the buffer output, an output terminal, and a control input terminal, the delay circuit including a capacitor bank having a variable capacitance corresponding to a digital control signal adapted to be applied to the control input terminal the delay circuit being operative to provide the delayed output signal at the output terminal in response to the buffered clock signal, the delayed output signal being delayed relative to the buffered clock signal by a delay corresponding to the capacitance; and a comparing circuit having a first input coupled to the input terminal, a second input coupled to the output terminal, and a control output coupled to the control input terminal, the comparing circuit being configured to provide the digital control signal at the control output in response to the relative phases of the buffered clock signal and the delayed output signal; and a control circuit having a command input coupled to the command input terminal, a clock input coupled to the output terminal of the delay-locked loop, and a control output coupled to the memory array, the control circuit being configured to control transfers of data into and out of the memory array in response to the delayed output signal.
Claim 13
Dependent Claim
300 words
A memory device responsive to an input clock signal, comprising: a command input terminal; a clock input terminal; a memory array; a buffer amplifier having an amplifier input coupled to the clock input terminal and a buffer output, the buffer amplifier being responsive to the input clock signal at the amplifier input to produce a buffered clock signal having a phase shift relative to the input clock signal; a delay-locked loop adapted to produce a plurality of phase shifted signals in response to the buffered clock signal, the delay-locked loop comprising: a variable delay circuit having an input terminal coupled to the buffer output, an output terminal, and a control input terminal, the delay circuit including a capacitor bank having a variable capacitance corresponding to a digital control signal adapted to be applied to the control input terminal the delay circuit being operative to provide the delayed output signal at the output terminal in response to the buffered clock signal, the delayed output signal being delayed relative to the buffered clock signal by a delay corresponding to the capacitance; and a comparing circuit having a first input coupled to the input terminal, a second input coupled to the output terminal, and a control output coupled to the control input terminal, the comparing circuit being configured to provide the digital control signal at the control output in response to the relative phases of the buffered clock signal and the delayed output signal; and a control circuit having a command input coupled to the command input terminal, a clock input coupled to the output terminal of the delay-locked loop, and a control output coupled to the memory array, the control circuit being configured to control transfers of data into and out of the memory array in response to the delayed output signal.
Claim 14
Dependent Claim
41 words
The memory device of claim 11 wherein the variable delay circuit further includes a model circuit coupled between the output terminal and the second input, the model circuit having a model circuit delay corresponding to the delay of the buffer amplifier.
Claim 15
Dependent Claim
95 words
The memory device of claim 11 wherein the comparing circuit includes: an edge comparing circuit including the first and second inputs and having a phase output, the edge comparing circuit being responsive to provide an adjustment signal indicative of edges of the delayed output signal leading or lagging the input signal; and a counter having a counter input coupled to the phase output, the counter being operative to produce the digital signal and responsive to the adjustment signal to vary the digital signal in response to the adjustment signal to increase or decrease the capacitance.
Claim 16
Dependent Claim
47 words
The memory device of claim 13 wherein the edge comparing circuit includes a race circuit operative to output an up signal indicating an increase in the capacitance in response to the delay signal at the delay input terminal leading the input signal to the primary input terminal.
Claim 17
Dependent Claim
44 words
The memory device of claim 14 wherein the race circuit is further operative to output a down signal indicating an decrease in the capacitance in response to the delay signal at the delay input terminal lagging the input signal to the primary input terminal.
Claim 18
Dependent Claim
56 words
The memory device of claim 14 wherein the counter is responsive to the up signal and a count pulse to increment digital signal and wherein the race circuit is further operative to output the count pulse in response to the delay signal at the delay input terminal leading the input signal to the primary input terminal.
Claim 19
Dependent Claim
46 words
The memory device of claim 16 wherein the race circuit further includes an arbitration circuit, the arbitration circuit being configured to inhibit the count pulse when the delay signal at the delay input terminal is substantially synchronized to the input signal at the primary input terminal.
Claim 20
Dependent Claim
54 words
The memory device 11 wherein the capacitor bank includes: a plurality of capacitors coupled in parallel; and a plurality of selection switches each coupled to respective ones of the capacitors, each selection switch being responsive to a selected bit of the digital control signal to selectively decouple the respective capacitor from the remaining capacitors.
Claim 21
Dependent Claim
54 words
The memory device 11 wherein the capacitor bank includes: a plurality of capacitors coupled in parallel; and a plurality of selection switches each coupled to respective ones of the capacitors, each selection switch being responsive to a selected bit of the digital control signal to selectively decouple the respective capacitor from the remaining capacitors.
Claim 22
Dependent Claim
154 words
The memory device of claim 11 wherein the variable delay circuit includes: a precharge circuit coupled to the capacitors and responsive to the input signal to precharge the capacitors to a selected voltage wherein the edge comparing circuit includes a race circuit operative to output an up signal indicating an increase in the capacitance in response to the delay signal at the delay input terminal leading the input signal to the primary input terminal; a discharging circuit coupled to the precharge circuit and configured to controllably discharge the capacitors; a voltage detector having a detect input terminal coupled to the capacitors and a detector output terminal, the voltage detector being operative to produce a delayed intermediate signal when the capacitor voltage discharges below a selected threshold voltage; and an output stage having an input terminal coupled to the detector output terminal and responsive to produce the delayed signal in response to the intermediate signal.
Claim 23
Dependent Claim
19 words
The memory device of claim 19 wherein the output stage includes a plurality of serially coupled fixed delay circuits.
Claim 24
Dependent Claim
29 words
The memory device of claim 20 wherein the output stage further includes a selectively programmable bypass circuit coupled in parallel with one or more of the fixed delay circuits.
References Cited (Backward Citations)
US3633174A
Cited
US4096402A
Cited
US4077016A
Cited
US4404474A
Cited
US4511846A
Cited
US4514647A
Cited
US4687951A
Cited
US4600895A
Cited
US4638187A
Cited
US4638187B1
Cited
US4789796A
Cited
US5636163A
Cited
US4773085A
Cited
US5086500A
Cited
US4893087A
Cited
US4984204A
Cited
US4902986A
Cited
US4902986B1
Cited
US5020023A
Cited
US4958088A
Cited
US5165046A
Cited
US5179298A
Cited
US5087828A
Cited
US5408640A
Cited
US5239206A
Cited
US5243703A
Cited
US5473575A
Cited
US5513327A
Cited
US5657481A
Cited
US5038115A
Cited
US5134311A
Cited
US5122690A
Cited
US5257294A
Cited
US5281865A
Cited
US5128563A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5256989A
Cited
US5212601A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
US5283631A
Cited
US5498990A
Cited
US5295164A
Cited
US5321368A
Cited
US5432823A
Cited
US5355391A
Cited
US5361002A
Cited
US5278460A
Cited
US5390308A
Cited
US5254883A
Cited
US5410263A
Cited
US5485490A
Cited
US5268639A
Cited
US5274276A
Cited
US5473274A
Cited
US5416436A
Cited
US5448193A
Cited
US5311481A
Cited
US5420544A
Cited
US5539345A
Cited
US5347177A
Cited
US5488321A
Cited
US5347179A
Cited
US5337285A
Cited
US5506814A
Cited
US5446696A
Cited
US5572557A
Cited
US5430676A
Cited
US5428311A
Cited
US5473639A
Cited
US5552727A
Cited
US5451898A
Cited
US5590073A
Cited
US5400283A
Cited
US5574698A
Cited
US5438545A
Cited
US5579326A
Cited
US5614855A
Cited
US5508638A
Cited
US5440514A
Cited
US5440515A
Cited
US5589788A
Cited
US5457407A
Cited
US5694065A
Cited
US5619473A
Cited
US5627780A
Cited
US5568077A
Cited
US5708611A
Cited
US5497127A
Cited
US5577236A
Cited
US5578940A
Cited
US5621690A
Cited
US5638335A
Cited
US5581197A
Cited
US5576645A
Cited
US5636173A
Cited
US5751665A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-30 | 2003-03-01 | 2003-08-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-30 | 2007-03-01 | 2007-08-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-30 | 2011-03-01 | 2011-08-31 | $7700.00 | Window Closed / Lapsed |