US5926047A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous clock generator including a delay-locked loop signal loss detector
Assignee: Round Rock Research LLC
•
Filing: 1997-08-29
•
Granted: 1999-07-20
•
Expires: 2017-08-29
Abstract
Abstract A loss of signal detector for use with a delay-locked loop of the type which produces a plurality of output signals in response to a clock signal is comprised of a first monitor for receiving a first one of the plurality of output signals from the delay-locked loop. The second monitor receives a second one of the plurality of output signals from the delay-locked loop. The first and second signals are preferably, but not necessarily, in quadrature with respect to one another. Each of the monitors is clocked with a clock signal and the inverse of the clock signal. A plurality of logic gates is responsive to the first and second monitors for producing an output signal.
Inventors
- 👤 Ronnie M. Harrison
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 00:51
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; H03L7/081; H03L7/0812; H03L7/087
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
206 words
A loss of signal detector for use with a delay-locked loop of the type which produces a plurality of output signals in response to a clock signal, said detector comprising: a first monitor for receiving a first signal of the plurality of output signals from the delay-locked loop, said first monitor including a first logic circuit for receiving the first signal and being clocked by the clock signal, and a second logic circuit for receiving the first signal and being clocked by the inverse of the clock signal; a second monitor for receiving a second signal of the plurality of output signals from the delay-locked loop, the first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, said second monitor comprising a third logic circuit for receiving the second signal and being clocked by the clock signal, and a fourth logic circuit for receiving the second signal and being clocked by the inverse of the clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of the plurality of output signals ceases to transition at the frequency of the clock signal.
Claim 2
Dependent Claim
206 words
A loss of signal detector for use with a delay-locked loop of the type which produces a plurality of output signals in response to a clock signal, said detector comprising: a first monitor for receiving a first signal of the plurality of output signals from the delay-locked loop, said first monitor including a first logic circuit for receiving the first signal and being clocked by the clock signal, and a second logic circuit for receiving the first signal and being clocked by the inverse of the clock signal; a second monitor for receiving a second signal of the plurality of output signals from the delay-locked loop, the first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, said second monitor comprising a third logic circuit for receiving the second signal and being clocked by the clock signal, and a fourth logic circuit for receiving the second signal and being clocked by the inverse of the clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of the plurality of output signals ceases to transition at the frequency of the clock signal.
Claim 3
Dependent Claim
17 words
The detector of claim 1 wherein said first, second, thrid, and fourth logic circuits include D-type flip-flops.
Claim 4
Dependent Claim
43 words
The detector of claim 1 wherein said plurality of logic gates includes a first logic gate responsive to said first monitor, a second logic gate responsive to said second monitor, and a third logic gate responsive to said first and second logic gates.
Claim 5
Dependent Claim
17 words
The loss of signal detector of claim 1 wherein said known phase relationship includes a quadrature relationship.
Claim 6
Dependent Claim
167 words
A loss of signal detector for use with a delay-locked loop of the type which produces a plurality of output signals in response to a clock signal, said detector comprising: a first logic circuit for receiving a first signal from the delay-locked loop and for being clocked by the clock signal; a second logic circuit for receiving the first signal from the delay-locked loop and for being clocked by the inverse of the clock signal; a third logic circuit for receiving a second signal from the delay-locked loop and for being clocked by the clock signal; a fourth logic circuit for receiving the second signal from the delay-locked loop and for being clocked by the inverse of the clock signal, the first and second signals having a known phase relationship that excludes an in phase relationship; and a plurality of logic gates responsive to said first, second, third, and fourth logic circuits and configured to produce an output signal upon loss of signal from the delay-locked loop.
Claim 7
Dependent Claim
167 words
A loss of signal detector for use with a delay-locked loop of the type which produces a plurality of output signals in response to a clock signal, said detector comprising: a first logic circuit for receiving a first signal from the delay-locked loop and for being clocked by the clock signal; a second logic circuit for receiving the first signal from the delay-locked loop and for being clocked by the inverse of the clock signal; a third logic circuit for receiving a second signal from the delay-locked loop and for being clocked by the clock signal; a fourth logic circuit for receiving the second signal from the delay-locked loop and for being clocked by the inverse of the clock signal, the first and second signals having a known phase relationship that excludes an in phase relationship; and a plurality of logic gates responsive to said first, second, third, and fourth logic circuits and configured to produce an output signal upon loss of signal from the delay-locked loop.
Claim 8
Dependent Claim
49 words
The detector of claim 5 wherein said plurality of logic gates comprises a first logic gate responsive to said first and second logic circuits, a second logic gate responsive to said third and fourth logic circuits, and a third logic gate responsive to said first and second logic gates.
Claim 9
Dependent Claim
24 words
The detector of claim 5 wherein said known phase relationship includes the first and second signals being in quadrature with respect to each other.
Claim 10
Dependent Claim
166 words
A delay-locked loop having a loss of signal detector, comprising: a delay line for producing a plurality of signals in response to an external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of the said plurality of output signals from said delay line; a second monitor for receiving a second signal of the said plurality of output signals from said delay line, said first and second signals having a known phase relationship excluding in-phase relationships, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal upon loss of signal from said delay-locked loop.
Claim 11
Dependent Claim
166 words
A delay-locked loop having a loss of signal detector, comprising: a delay line for producing a plurality of signals in response to an external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of the said plurality of output signals from said delay line; a second monitor for receiving a second signal of the said plurality of output signals from said delay line, said first and second signals having a known phase relationship excluding in-phase relationships, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal upon loss of signal from said delay-locked loop.
Claim 12
Dependent Claim
93 words
The delay-locked loop of claim 8 wherein said first monitor comprises a first logic circuit for receiving the first signal and being clocked by the external clock signal and a second logic circuit for receiving the first signal and being clocked by the inverse of the external clock signal, and wherein said second monitor comprises a third logic circuit for receiving the second signal and being clocked by the external clock signal and a fourth logic circuit for receiving the second signal and being clocked by the inverse of the external clock signal.
Claim 13
Dependent Claim
17 words
The detector of claim 9 wherein said first, second, third, and fourth logic circuits include D-types flip-flops.
Claim 14
Dependent Claim
43 words
The detector of claim 8 wherein said plurality of logic gates includes a first logic gate responsive to said first monitor, a second logic gate responsive to said second monitor, and a third logic gate responsive to said first and second logic gates.
Claim 15
Dependent Claim
15 words
The delay-locked loop of claim 8 wherein said known phase relationship includes a quadrature relationship.
Claim 16
Dependent Claim
208 words
A synchronous clock generator, comprising: a receiver for receiving an external clock signal; a delay line for producing a plurality of signals in response to the received external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a plurality of multiplexers responsive to said delay line for producing at least one clock signal in response to control signals; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of said plurality of output signals from said delay line; a second monitor for receiving a second signal of said plurality of output signals from said delay line, said first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of the plurality of output signals ceases to transition at the frequency of the clock signal.
Claim 17
Dependent Claim
208 words
A synchronous clock generator, comprising: a receiver for receiving an external clock signal; a delay line for producing a plurality of signals in response to the received external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a plurality of multiplexers responsive to said delay line for producing at least one clock signal in response to control signals; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of said plurality of output signals from said delay line; a second monitor for receiving a second signal of said plurality of output signals from said delay line, said first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of the plurality of output signals ceases to transition at the frequency of the clock signal.
Claim 18
Dependent Claim
27 words
The synchronous clock generator of claim 13 wherein said first monitor is responsive to a 180° signal and said second monitor is responsive to a 90° signal.
Claim 19
Independent Claim
120 words
A method of monitoring a delay-locked loop to determine loss of signal, comprising: sampling a first signal output from the delay-locked loop with a clock signal; sampling the first signal output from the delay-locked loop with the inverse of the clock signal; sampling a second signal output from the delay-locked loop with the clock signal; sampling the second signal output from the delay-locked loop with the inverse of the clock signal, said first and second signals having a know phase relationship that excludes an in-phase relationship; and producing an output signal when the samples of the first signal do not satisfy a predetermined phase relationship and when the samples of the second signal do not satisfy a predetermined phase relationship.
Claim 20
Independent Claim
120 words
A method of monitoring a delay-locked loop to determine loss of signal, comprising: sampling a first signal output from the delay-locked loop with a clock signal; sampling the first signal output from the delay-locked loop with the inverse of the clock signal; sampling a second signal output from the delay-locked loop with the clock signal; sampling the second signal output from the delay-locked loop with the inverse of the clock signal, said first and second signals having a know phase relationship that excludes an in-phase relationship; and producing an output signal when the samples of the first signal do not satisfy a predetermined phase relationship and when the samples of the second signal do not satisfy a predetermined phase relationship.
Claim 21
Independent Claim
260 words
A system, comprising: a processor; a memory controller; a plurality of memory devices; a first bus interconnecting said processor and said memory controller; and a second bus interconnecting said memory controller and said memory devices; each of said memory devices having a synchronous clock generator, comprising: a receiver for receiving an external clock signal; a delay line for producing a plurality of signals in response to the received external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a plurality of multiplexers responsive to said delay line for producing at least one clock signal in response to control signals; a driver for driving said at least one clock signal; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of said plurality of output signals from said delay line; a second monitor for receiving a second signal of said plurality of output signals from said delay line, said first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of said plurality of output signals ceases to transition at the frequency of the external clock signal.
Claim 22
Independent Claim
260 words
A system, comprising: a processor; a memory controller; a plurality of memory devices; a first bus interconnecting said processor and said memory controller; and a second bus interconnecting said memory controller and said memory devices; each of said memory devices having a synchronous clock generator, comprising: a receiver for receiving an external clock signal; a delay line for producing a plurality of signals in response to the received external clock signal, each of said plurality of signals being delayed a predetermined period of time with respect to said external clock signal; a plurality of multiplexers responsive to said delay line for producing at least one clock signal in response to control signals; a driver for driving said at least one clock signal; a first feedback path responsive to certain of said plurality of signals for producing a feedback signal input to said delay line; a first monitor for receiving a first signal of said plurality of output signals from said delay line; a second monitor for receiving a second signal of said plurality of output signals from said delay line, said first and second signals having a known phase relationship which prevents a race condition from developing at said monitors, each of said monitors being clocked with the external clock signal and the inverse of the external clock signal; and a plurality of logic gates responsive to said first and second monitors and configured to produce an output signal when said first one of said plurality of output signals ceases to transition at the frequency of the external clock signal.
References Cited (Backward Citations)
US4096402A
Cited
US4077016A
Cited
US4404474A
Cited
US4511846A
Cited
US4514647A
Cited
US4687951A
Cited
US4638187A
Cited
US4638187B1
Cited
US4789796A
Cited
US5636163A
Cited
US4773085A
Cited
US5086500A
Cited
US4893087A
Cited
US4984204A
Cited
US4902986A
Cited
US4902986B1
Cited
US5020023A
Cited
US4958088A
Cited
US5165046A
Cited
US5179298A
Cited
US5087828A
Cited
US5408640A
Cited
US5239206A
Cited
US5243703A
Cited
US5513327A
Cited
US5657481A
Cited
US5473575A
Cited
US5038115A
Cited
US5134311A
Cited
US5122690A
Cited
US5257294A
Cited
US5281865A
Cited
US5128563A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5256989A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
US5283631A
Cited
US5498990A
Cited
US5295164A
Cited
US5321368A
Cited
US5355391A
Cited
US5432823A
Cited
US5361002A
Cited
US5278460A
Cited
US5390308A
Cited
US5254883A
Cited
US5485490A
Cited
US5268639A
Cited
US5274276A
Cited
US5473274A
Cited
US5448193A
Cited
US5311481A
Cited
US5420544A
Cited
US5539345A
Cited
US5347177A
Cited
US5488321A
Cited
US5347179A
Cited
US5337285A
Cited
US5446696A
Cited
US5506814A
Cited
US5430676A
Cited
US5572557A
Cited
US5428311A
Cited
US5473639A
Cited
US5552727A
Cited
US5451898A
Cited
US5590073A
Cited
US5574698A
Cited
US5400283A
Cited
US5438545A
Cited
US5614855A
Cited
US5508638A
Cited
US5440514A
Cited
US5589788A
Cited
US5457407A
Cited
US5694065A
Cited
US5619473A
Cited
US5627780A
Cited
US5568077A
Cited
US5497127A
Cited
US5577236A
Cited
US5578940A
Cited
US5621690A
Cited
US5638335A
Cited
US5581197A
Cited
US5576645A
Cited
US5636173A
Cited
US5751665A
Cited
US5621340A
Cited
US5631872A
Cited
US5578941A
Cited
US5692165A
Cited
US5789947A
Cited
US5636174A
Cited
US5719508A
Cited
US5712580A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-19 | 2003-01-18 | 2003-07-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-19 | 2007-01-18 | 2007-07-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-19 | 2011-01-18 | 2011-07-20 | $7700.00 | Window Closed / Lapsed |