US5872736A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed input buffer
Assignee: Round Rock Research LLC
•
Filing: 1996-10-28
•
Granted: 1999-02-16
•
Expires: 2016-10-28
Abstract
Abstract A data bus is described which has integrated circuits, such as memory circuits, coupled thereto. The integrated circuits include an input buffer circuit adapted to receive and latch high speed data transmissions. The input buffer circuit equilibrates a sensing circuit, samples input data, senses the sampled input data, and latches the sensed data during different phases of an input clock cycle. An input buffer circuit is described which has two receiver circuits for receiving data transmissions having a higher speed data transmissions.
Inventors
- 👤 Brent Keeth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 08:11
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1078; G11C7/1093; G11C7/1015; G11C7/1042; G11C7/22
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
148 words
An input buffer circuit adapted to be coupled to a high speed data bus, the input buffer circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage; an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to an equilibrate signal; coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a sample signal; sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; and a latch circuit coupled to the differential sense amplifier circuit, the latch circuit adapted to latch a data state of the differential sense amplifier circuit in response to a latch signal.
Claim 2
Dependent Claim
148 words
An input buffer circuit adapted to be coupled to a high speed data bus, the input buffer circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage; an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to an equilibrate signal; coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a sample signal; sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; and a latch circuit coupled to the differential sense amplifier circuit, the latch circuit adapted to latch a data state of the differential sense amplifier circuit in response to a latch signal.
Claim 3
Dependent Claim
48 words
The input buffer circuit of claim 1 wherein the equilibration circuit comprises: a transistor having a gate coupled to the equilibration signal, and a source connected to a first sensing node of the sense amplifier and a drain connected to a second sensing node of the sense amplifier.
Claim 4
Dependent Claim
204 words
An integrated circuit comprising an input buffer adapted to be coupled to a high speed data bus, the input buffer circuit comprising: first and second receiver circuits, each receiver circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage, an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to an equilibrate signal, coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a sample signal, and sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; a first latch circuit coupled to the differential sense amplifier circuit of the first receiver circuit, the first latch circuit adapted to latch a data state of the first receiver circuit in response to a latch signal; and a second latch circuit coupled to the differential sense amplifier circuit of the second receiver circuit, the second latch circuit adapted to latch a data state of the second receiver circuit in response to a latch signal.
Claim 5
Dependent Claim
204 words
An integrated circuit comprising an input buffer adapted to be coupled to a high speed data bus, the input buffer circuit comprising: first and second receiver circuits, each receiver circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage, an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to an equilibrate signal, coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a sample signal, and sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; a first latch circuit coupled to the differential sense amplifier circuit of the first receiver circuit, the first latch circuit adapted to latch a data state of the first receiver circuit in response to a latch signal; and a second latch circuit coupled to the differential sense amplifier circuit of the second receiver circuit, the second latch circuit adapted to latch a data state of the second receiver circuit in response to a latch signal.
Claim 6
Dependent Claim
55 words
The integrated circuit of claim 3 further comprising: a clock input node for receiving an externally provided clock signal; a phase generation circuit connected to the clock input node, the phase generation circuit producing the equilibrate signal, the sample signal, sense signal and the latch signal coupled to both the first and second receiver circuits.
Claim 7
Dependent Claim
17 words
The integrated circuit of claim 4 wherein the integrated circuit is a dynamic random access memory (DRAM).
Claim 8
Dependent Claim
96 words
The integrated circuit of claim 3 further comprising an output driver circuit coupled to the high speed data bus, the output driver circuit comprising: a pullup transistor connected to a data output node, and adapted to be activated in response to a pullup signal; a pulldown transistor connected to the output node, and adapted to be activated in response to a pulldown signal; a pullup drive adjust circuit connected between the pullup transistor and an upper voltage level node; and a pulldown drive adjust circuit connected between the pulldown transistor and a lower voltage level node.
Claim 9
Dependent Claim
22 words
The integrated circuit of claim 6 further including slew rate control circuitry for controlling the activation of the pullup and pulldown transistors.
Claim 10
Dependent Claim
27 words
The integrated circuit of claim 3 wherein the termination voltage is one-half of the difference between an upper supply voltage (Vdd) and a lower supply voltage (Vss).
Claim 11
Dependent Claim
204 words
A memory device adapted to be coupled to a high speed data bus comprising: a clock input node for receiving an externally provided clock signal; a first receiver circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage, an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to a first equilibrate signal, coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a first sample signal, and sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a first sense signal; a first latch circuit coupled to the differential sense amplifier circuit of the first receiver circuit, the first latch circuit adapted to latch a data state of the first receiver circuit in response to a first latch signal; and a phase generation circuit connected to the clock input node, the phase generation circuit adapted to produce the first equilibrate signal, the first sample signal, the first sense signal and the first latch signal.
Claim 12
Dependent Claim
204 words
A memory device adapted to be coupled to a high speed data bus comprising: a clock input node for receiving an externally provided clock signal; a first receiver circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage, an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to a first equilibrate signal, coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a first sample signal, and sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a first sense signal; a first latch circuit coupled to the differential sense amplifier circuit of the first receiver circuit, the first latch circuit adapted to latch a data state of the first receiver circuit in response to a first latch signal; and a phase generation circuit connected to the clock input node, the phase generation circuit adapted to produce the first equilibrate signal, the first sample signal, the first sense signal and the first latch signal.
Claim 13
Dependent Claim
94 words
The memory device of claim 9 further comprising an output driver circuit coupled to the data bus, the output driver circuit comprising: a pullup transistor connected to a data output node, and adapted to be activated in response to a pullup signal; a pulldown transistor connected to the output node, and adapted to be activated in response to a pulldown signal; a pullup drive adjust circuit connected between the pullup transistor and an upper voltage level node; and a pulldown drive adjust circuit connected between the pulldown transistor and a lower voltage level node.
Claim 14
Dependent Claim
178 words
The memory device of claim 9 further comprising: a second receiver circuit comprising: a differential sense amplifier circuit selectively coupled to a data input node and a data bus termination voltage, an equilibration circuit connected to the differential sense amplifier circuit and the data bus termination voltage for equilibrating the differential sense amplifier circuit to the data bus termination voltage in response to a second equilibrate signal, coupling circuitry for selectively coupling the data input node and the data bus termination voltage to the differential sense amplifier circuit in response to a second sample signal, and sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a second sense signal; and a second latch circuit coupled to the differential sense amplifier circuit of the second receiver circuit, the second latch circuit adapted to latch a data state of the second receiver circuit in response to a second latch signal; the phase generation circuit further adapted to produce the second equilibrate signal, the second sample signal, the second sense signal and the second latch signal.
Claim 15
Dependent Claim
17 words
The memory device of claim 9 wherein the memory device is a dynamic random access memory (DRAM).
Claim 16
Dependent Claim
189 words
A data communication system comprising: a bus having a plurality of communication lines, the communication lines terminated with a termination circuit and a termination voltage; a control circuit connected to the communication lines; and a plurality of memory devices connected to the communication lines, the memory devices having a data communication input connected to receive data signals provided on one of the communication lines, the memory devices comprising: a differential sense amplifier circuit selectively coupled to the data communication input and the termination voltage; an equilibration circuit connected to the differential sense amplifier circuit and the termination voltage for equilibrating the differential sense amplifier circuit to the termination voltage in response to an equilibrate signal; coupling circuitry for selectively coupling the data communication input and the termination voltage to the differential sense amplifier circuit in response to a sample signal; sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; and a latch circuit coupled to the differential sense amplifier circuit, the latch circuit adapted to latch a data state of the differential sense amplifier circuit in response to a latch signal.
Claim 17
Dependent Claim
189 words
A data communication system comprising: a bus having a plurality of communication lines, the communication lines terminated with a termination circuit and a termination voltage; a control circuit connected to the communication lines; and a plurality of memory devices connected to the communication lines, the memory devices having a data communication input connected to receive data signals provided on one of the communication lines, the memory devices comprising: a differential sense amplifier circuit selectively coupled to the data communication input and the termination voltage; an equilibration circuit connected to the differential sense amplifier circuit and the termination voltage for equilibrating the differential sense amplifier circuit to the termination voltage in response to an equilibrate signal; coupling circuitry for selectively coupling the data communication input and the termination voltage to the differential sense amplifier circuit in response to a sample signal; sense amplifier activation circuitry for activating the differential sense amplifier circuit in response to a sense signal; and a latch circuit coupled to the differential sense amplifier circuit, the latch circuit adapted to latch a data state of the differential sense amplifier circuit in response to a latch signal.
Claim 18
Dependent Claim
35 words
The data communication system of claim 13 wherein the termination circuit is a resistor and the termination voltage is one-half of the difference between an upper supply voltage (Vdd) and a lower supply voltage (Vss).
Claim 19
Dependent Claim
19 words
The data communication system of claim 13 wherein the plurality of memory devices are dynamic random access memories (DRAM).
Claim 20
Dependent Claim
417 words
A memory device comprising: an input node for receiving data signals; a receiver circuit selectively coupled to the input node, the receiver circuit comprising: a differential sense amplifier having first and second p-type transistors, the first p-type transistor having a drain connected to receive a sense signal, a source connected to a first sensing node of the sense amplifier, and a gate connected to a source of the second p-type transistor, the second p-type transistor having a drain connected to receive the sense signal, a source connected to a second sensing node of the sense amplifier, and a gate connected to the source of the first p-type transistor, the differential sense amplifier further having first and second n-type transistors, the first n-type transistor having a drain connected to a sense circuit, a source connected to the first sensing node of the sense amplifier, and a gate connected to a source of the second n-type transistor, the second n-type transistor having a drain connected to the sense circuit, a source connected to a second sensing node of the sense amplifier, and a gate connected to the source of the first n-type transistor; an equilibrate circuit connected to the first and second sensing nodes of the differential sense amplifier, the equilibrate circuit comprising a transistor having a source connected to the first sensing node of the differential sense amplifier, a drain connected to the second sensing node of the differential sense amplifier, and a gate connected to receive an equilibrate signal; the equilibrate circuit further comprising first and second transistors connected between the first and second sensing nodes and a data bus termination voltage, the first and second transistors having a gate coupled to the equilibrate signal to selectively connect the first and second sensing nodes to the termination voltage; the sense circuit comprising first and second sense transistors for selectively coupling the equilibrate transistors to either the termination voltage or ground potential in response to a sense signal; first coupling circuitry connected between the input node and the first sensing node for selectively coupling the data signals to the first sensing node in response to a sample signal; second coupling circuitry connected between the termination voltage and the second sensing node for selectively coupling the termination voltage to the second sensing node in response to the sample signal; and a latch connected to the second sensing node of the sense amplifier circuit for latching a voltage provide on the second sensing node in response to a latch signal.
Claim 21
Dependent Claim
417 words
A memory device comprising: an input node for receiving data signals; a receiver circuit selectively coupled to the input node, the receiver circuit comprising: a differential sense amplifier having first and second p-type transistors, the first p-type transistor having a drain connected to receive a sense signal, a source connected to a first sensing node of the sense amplifier, and a gate connected to a source of the second p-type transistor, the second p-type transistor having a drain connected to receive the sense signal, a source connected to a second sensing node of the sense amplifier, and a gate connected to the source of the first p-type transistor, the differential sense amplifier further having first and second n-type transistors, the first n-type transistor having a drain connected to a sense circuit, a source connected to the first sensing node of the sense amplifier, and a gate connected to a source of the second n-type transistor, the second n-type transistor having a drain connected to the sense circuit, a source connected to a second sensing node of the sense amplifier, and a gate connected to the source of the first n-type transistor; an equilibrate circuit connected to the first and second sensing nodes of the differential sense amplifier, the equilibrate circuit comprising a transistor having a source connected to the first sensing node of the differential sense amplifier, a drain connected to the second sensing node of the differential sense amplifier, and a gate connected to receive an equilibrate signal; the equilibrate circuit further comprising first and second transistors connected between the first and second sensing nodes and a data bus termination voltage, the first and second transistors having a gate coupled to the equilibrate signal to selectively connect the first and second sensing nodes to the termination voltage; the sense circuit comprising first and second sense transistors for selectively coupling the equilibrate transistors to either the termination voltage or ground potential in response to a sense signal; first coupling circuitry connected between the input node and the first sensing node for selectively coupling the data signals to the first sensing node in response to a sample signal; second coupling circuitry connected between the termination voltage and the second sensing node for selectively coupling the termination voltage to the second sensing node in response to the sample signal; and a latch connected to the second sensing node of the sense amplifier circuit for latching a voltage provide on the second sensing node in response to a latch signal.
Claim 22
Dependent Claim
89 words
The memory device of claim 16 further comprising an output driver circuit, the output driver circuit comprising: a pullup transistor connected to a data output node, and adapted to be activated in response to a pullup signal; a pulldown transistor connected to the output node, and adapted to be activated in response to a pulldown signal; a pullup drive adjust circuit connected between the pullup transistor and an upper voltage level node; and a pulldown drive adjust circuit connected between the pulldown transistor and a lower voltage level node.
Claim 23
Dependent Claim
29 words
The memory device of claim 16 wherein the data bus termination voltage is one-half of the difference between an upper supply voltage (Vdd) and a lower supply voltage (Vss).
Claim 24
Dependent Claim
17 words
The memory device of claim 16 wherein the memory device is a dynamic random access memory (DRAM).
Claim 25
Independent Claim
115 words
A method of receiving data in an integrated circuit connected to a data bus, the data bus coupled to a termination voltage, the method comprising the steps of: receiving a clock signal and generating an equilibrate signal, sample signal, sense signal and a latch signal; equilibrating a differential sense amplifier having first and second sensing nodes to the termination voltage using the equilibration signal; coupling the first sensing node to a data input connected to the data bus in response to the sample signal; activating the differential sense amplifier with the sense signal to detect and amplify a state of the data input; and latching the amplified data input in response to the latch signal.
Claim 26
Independent Claim
115 words
A method of receiving data in an integrated circuit connected to a data bus, the data bus coupled to a termination voltage, the method comprising the steps of: receiving a clock signal and generating an equilibrate signal, sample signal, sense signal and a latch signal; equilibrating a differential sense amplifier having first and second sensing nodes to the termination voltage using the equilibration signal; coupling the first sensing node to a data input connected to the data bus in response to the sample signal; activating the differential sense amplifier with the sense signal to detect and amplify a state of the data input; and latching the amplified data input in response to the latch signal.
Claim 27
Independent Claim
236 words
A method of receiving data in an integrated circuit connected to a data bus, the data bus coupled to a termination voltage, the method comprising the steps of: receiving a clock signal and generating a first equilibrate signal, first sample signal, first sense signal and a first latch signal; equilibrating a first differential sense amplifier having first and second sensing nodes to the termination voltage using the first equilibration signal; coupling the first sensing node of the first sense amplifier to a data input connected to the data bus in response to the first sample signal; activating the first differential sense amplifier with the first sense signal to detect and amplify a state of the data input; latching the amplified data input in a first latch circuit in response to the first latch signal; generating a second equilibrate signal, second sample signal, second sense signal and a second latch signal; equilibrating a second differential sense amplifier having first and second sensing nodes to the termination voltage using the second equilibration signal; coupling the first sensing node of the second sense amplifier to the data input connected to the data bus in response to the second sample signal; activating the second differential sense amplifier with the second sense signal to detect and amplify a state of the data input; and latching the amplified data input in a second latch circuit in response to the second latch signal.
Claim 28
Independent Claim
236 words
A method of receiving data in an integrated circuit connected to a data bus, the data bus coupled to a termination voltage, the method comprising the steps of: receiving a clock signal and generating a first equilibrate signal, first sample signal, first sense signal and a first latch signal; equilibrating a first differential sense amplifier having first and second sensing nodes to the termination voltage using the first equilibration signal; coupling the first sensing node of the first sense amplifier to a data input connected to the data bus in response to the first sample signal; activating the first differential sense amplifier with the first sense signal to detect and amplify a state of the data input; latching the amplified data input in a first latch circuit in response to the first latch signal; generating a second equilibrate signal, second sample signal, second sense signal and a second latch signal; equilibrating a second differential sense amplifier having first and second sensing nodes to the termination voltage using the second equilibration signal; coupling the first sensing node of the second sense amplifier to the data input connected to the data bus in response to the second sample signal; activating the second differential sense amplifier with the second sense signal to detect and amplify a state of the data input; and latching the amplified data input in a second latch circuit in response to the second latch signal.
References Cited (Backward Citations)
US4096402A
Cited
US4404474A
Cited
US4638187A
Cited
US4638187B1
Cited
US4789796A
Cited
US5636163A
Cited
US4984204A
Cited
JPH02112317A
Cited
US4958088A
Cited
US5165046A
Cited
US5179298A
Cited
US5426610A
Cited
US5239206A
Cited
EP0450871A2
Cited
US5513327A
Cited
US5473575A
Cited
US5243703A
Cited
US5134311A
Cited
JPH04135311A
Cited
US5122690A
Cited
US5128563A
Cited
US5281865A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
JPH05136664A
Cited
US5498990A
Cited
US5444662A
Cited
US5321368A
Cited
US5432823A
Cited
US5355391A
Cited
JPH05282868A
Cited
US5278460A
Cited
US5361002A
Cited
US5254883A
Cited
US5485490A
Cited
US5274276A
Cited
US5650971A
Cited
US5311481A
Cited
US5347177A
Cited
US5488321A
Cited
US5347179A
Cited
US5506814A
Cited
US5451898A
Cited
EP0655741A2
Cited
US5590073A
Cited
US5574698A
Cited
US5400283A
Cited
US5438545A
Cited
US5508638A
Cited
EP0680049A2
Cited
US5589788A
Cited
US5457407A
Cited
US5694065A
Cited
US5619473A
Cited
US5627780A
Cited
WO1996010866A1
Cited
US5568077A
Cited
US5497127A
Cited
US5621690A
Cited
US5638335A
Cited
US5581197A
Cited
US5576645A
Cited
US5636173A
Cited
US5621340A
Cited
US5631872A
Cited
US5578941A
Cited
US5636391A
Cited
US5636174A
Cited
US5627791A
Cited
US5615161A
Cited
US5668763A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-02-15 | 2002-08-17 | 2003-02-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-02-15 | 2006-08-17 | 2007-02-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-02-15 | 2010-08-17 | 2011-02-16 | $7700.00 | Window Closed / Lapsed |