US5767575A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ball grid array structure and method for packaging an integrated circuit chip
Assignee: Prolinx Labs Corp
•
Filing: 1995-10-17
•
Granted: 1998-06-16
•
Expires: 2015-10-17
Abstract
Abstract An integrated circuit (IC) package substrate has a dielectric layer and a micro filled via formed substantially in the center of a hole in the dielectric layer. The IC package substrate has at least one chip bonding pad and one ball attach pad that are electrically coupled to each other by the micro filled via. The micro filled via is formed of a material called a "micro filled via material" that includes a binding material and optionally includes a number of particles (between 0%-90% by volume) dispersed in the binding material. The binding material can be any material, such as a polymer that is either conductive or nonconductive. The particles can be formed of any conductive material, such as a conductive polymer or a conductive metal (e.g. copper or gold). An electrical conductor can be originally formed simply by contact between conductive particles located adjacent to each other. In an optional step, the micro filled via is subjected to a programming current (in a step called "programming") to lower the resistance of an originally formed electrical conductor, or to originally form an electrical conductor by break down of a dielectric material. The IC package substrate can be formed in either a cavity up or a cavity down configuration.
Inventors
- 👤 James J. D. Lan
- 👤 Steve S. Chiang
- 👤 Paul Y. F. Wu
- 👤 William H. Shepherd
- 👤 John Y. Xie
- 👤 Hang Jiang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 15:22
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/62; H10W70/65; H10W70/685; H10W72/00; H10W72/90; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W90/701; H10W70/654; H10W70/655; H10W70/682; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/5366; H10W72/541; H10W72/5449; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/874; H10W72/884; H10W72/931; H10W72/932; H10W72/934; H10W74/15; H10W90/721; H10W90/724; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 42
Claim 1
Independent Claim
171 words
A package for supporting at least one integrated circuit chip, said package having a first outer surface and a second outer surface opposite said first outer surface, said package comprising: a dielectric layer located between said first outer surface and said second outer surfaces said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer and formed in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a portion of an electrically conductive layer, said portion having a contiguous surface covering said hole, said contiguous surface being in contact with said electrical conductor.
Claim 2
Dependent Claim
171 words
A package for supporting at least one integrated circuit chip, said package having a first outer surface and a second outer surface opposite said first outer surface, said package comprising: a dielectric layer located between said first outer surface and said second outer surfaces said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer and formed in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a portion of an electrically conductive layer, said portion having a contiguous surface covering said hole, said contiguous surface being in contact with said electrical conductor.
Claim 3
Dependent Claim
19 words
The package of claim 1 wherein said electrical conductor comprises at least one conductive particle and a binding material.
Claim 4
Dependent Claim
37 words
The package of claim 2 wherein the resistance of said electrical conductor, after passage of a programming current through said conductive particle, is equal to or lower than the resistance of said electrical conductor before said passage.
Claim 5
Dependent Claim
13 words
The package of claim 2 wherein said binding material comprises a conductive polymer.
Claim 6
Dependent Claim
13 words
The package of claim 2 wherein said binding material comprises a nonconductive polymer.
Claim 7
Dependent Claim
13 words
The package of claim 1 wherein said portion has a substantially flat surface.
Claim 8
Dependent Claim
11 words
The package of claim 6 wherein said portion forms a trace.
Claim 9
Dependent Claim
15 words
The package of claim 6 wherein said portion forms one of said ball attach pads.
Claim 10
Dependent Claim
13 words
The package of claim 8 wherein said ball attach pad is substantially flat.
Claim 11
Dependent Claim
15 words
The package of claim 1 wherein said dielectric layer is devoid of woven glass fiber.
Claim 12
Dependent Claim
14 words
The package of claim 1 wherein said dielectric layer is devoid of drilled vias.
Claim 13
Dependent Claim
10 words
The package of claim 1 being devoid of BT core.
Claim 14
Dependent Claim
41 words
The package of claim 1 comprising a plurality of dielectric layers, each of said dielectric layers defining a hole, said package further comprising a plurality of electrical conductors formed at least in the center of the hole in each dielectric layer.
Claim 15
Dependent Claim
19 words
The package of claim 13 wherein at least two of said electrical conductors are substantially aligned with each other.
Claim 16
Dependent Claim
67 words
The package of claim 1 further comprising a plurality of traces formed in an inner layer, said inner layer being located between said first outer surface and said second outer surface, said inner layer being separated from said chip bonding pads by said dielectric layer, a trace of said plurality of traces being electrically connected to said electrical conductor, said trace being part of said electrical path.
Claim 17
Dependent Claim
55 words
The package of claim 15 further comprising a group of traces formed in a region of said first outer surface, the number of traces in said group being smaller than the number of traces in said plurality, each of said traces coupling one of said chip bonding pads to one of said ball attach pads.
Claim 18
Dependent Claim
58 words
The package of claim 1 further comprising an electrically conductive pattern formed in a region of said first outer surface, said pattern being formed in a predetermined configuration occupying an area completely surrounding each pad of a group of ball attach pads formed in said region, said region being predetermined for connection to a source of reference voltage.
Claim 19
Dependent Claim
17 words
The package of claim 17 wherein said group includes ball attach pads of at least one row.
Claim 20
Dependent Claim
17 words
The package of claim 17 wherein said group includes ball attach pads of a plurality of rows.
Claim 21
Dependent Claim
14 words
The package of claim 17 wherein said reference voltage is the ground reference voltage.
Claim 22
Dependent Claim
37 words
The package of claim 1 further comprising an electrically conductive pattern located between said first outer surface and said second outer surface, said pattern being formed in another predetermined configuration for connection to a power reference source.
Claim 23
Dependent Claim
22 words
The package of claim 1 further comprising a plurality of balls, each ball being attached to one of said ball attach pads.
Claim 24
Dependent Claim
40 words
The package of claim 1 wherein an electrically conductive path between said chip bonding pad and said ball attach pad consists essentially of said electrical conductor and a trace located between said first outer surface and said second outer surface.
Claim 25
Dependent Claim
60 words
The package of claim 1 further comprising a second electrical conductor formed in a second hole defined by said dielectric layer, wherein an electrically conductive path between said chip bonding pad and said ball attach pad consists essentially of said electrical conductor, a trace located between said first outer surface and said second outer surface, and said second electrical conductor.
Claim 26
Dependent Claim
16 words
The package of claim 1 further comprising a stiffener, wherein said stiffener supports said dielectric layer.
Claim 27
Dependent Claim
29 words
The package of claim 25 wherein a trace couples said chip bonding pad and said ball attach pad, said trace being located between said dielectric layer and said stiffener.
Claim 28
Dependent Claim
17 words
The package of claim 25 further comprising a heat sink, wherein said heat sink supports said stiffener.
Claim 29
Dependent Claim
186 words
A cavity up substrate for supporting at least one integrated circuit chip, said substrate having an exposed side and a contact side, said substrate comprising: a first dielectric layer located between said contact side and said exposed side, said first dielectric layer including a photoimageable material; a second dielectric layer located between said contact side and said exposed side; a plurality of chip bonding pads supported by at least said first dielectric layer and formed on said exposed side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said second dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said first dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a plated via formed in a hole defined by said second dielectric layer, said plated via being part of said electrical path.
Claim 30
Dependent Claim
186 words
A cavity up substrate for supporting at least one integrated circuit chip, said substrate having an exposed side and a contact side, said substrate comprising: a first dielectric layer located between said contact side and said exposed side, said first dielectric layer including a photoimageable material; a second dielectric layer located between said contact side and said exposed side; a plurality of chip bonding pads supported by at least said first dielectric layer and formed on said exposed side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said second dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said first dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a plated via formed in a hole defined by said second dielectric layer, said plated via being part of said electrical path.
Claim 31
Dependent Claim
19 words
The substrate of claim 28 wherein said electrical path consists essentially of said electrical conductor and said plated via.
Claim 32
Dependent Claim
25 words
The substrate of claim 28 wherein said electrical conductor in said dielectric layer has a diameter less than half the diameter of said plated via.
Claim 33
Dependent Claim
28 words
The substrate of claim 28 wherein said electrical conductor comprises a plurality of conductive particles, at least two of said conductive particles being in contact with each other.
Claim 34
Dependent Claim
17 words
The substrate of claim 28 having no more than one trace between two adjacent chip bonding pads.
Claim 35
Dependent Claim
175 words
A cavity down substrate for supporting at least one integrated circuit chip, said substrate having a contact side and an exposed side opposite said contact side, said substrate comprising: a dielectric layer located between said contact side and said exposed side, said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer and formed on said contact side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor, said contiguous surface covering said hole.
Claim 36
Dependent Claim
175 words
A cavity down substrate for supporting at least one integrated circuit chip, said substrate having a contact side and an exposed side opposite said contact side, said substrate comprising: a dielectric layer located between said contact side and said exposed side, said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer and formed on said contact side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor, said contiguous surface covering said hole.
Claim 37
Dependent Claim
32 words
The substrate of claim 33 wherein said electrical conductor in said dielectric layer comprises a plurality of conductive particles, at least two of said conductive particles being in contact with each other.
Claim 38
Dependent Claim
17 words
The substrate of claim 33 having no more than one trace between two adjacent chip bonding pads.
Claim 39
Dependent Claim
168 words
A substrate for supporting at least one integrated circuit chip, said substrate having a first outer surface and a second outer surface opposite said first outer surface, said substrate comprising: a dielectric layer located between said first outer surface and said second outer surface, said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer, a first group of said chip bonding pads being formed in a first plane, and a second group of said chip bonding pads being formed in a second plane; a plurality of ball attach pads supported by at least said dielectric layer; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between a chip bonding pad in said first plane and one of said ball attach pads; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor.
Claim 40
Dependent Claim
168 words
A substrate for supporting at least one integrated circuit chip, said substrate having a first outer surface and a second outer surface opposite said first outer surface, said substrate comprising: a dielectric layer located between said first outer surface and said second outer surface, said dielectric layer including a photoimageable material; a plurality of chip bonding pads supported by at least said dielectric layer, a first group of said chip bonding pads being formed in a first plane, and a second group of said chip bonding pads being formed in a second plane; a plurality of ball attach pads supported by at least said dielectric layer; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between a chip bonding pad in said first plane and one of said ball attach pads; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor.
Claim 41
Dependent Claim
31 words
The substrate of claim 36 wherein all chip bonding pads in said second group are connected by traces in said second plane to a corresponding number of said ball attach pads.
Claim 42
Dependent Claim
39 words
The substrate of claim 36 wherein each chip bonding pad in said first group is coupled through an electrical conductor formed in the center of a hole defined by said dielectric layer to one of said ball attach pads.
References Cited (Backward Citations)
US3384879A
Cited
US3335327A
Cited
US3615913A
Cited
US3808576A
Cited
US3923359A
Cited
US3857683A
Cited
US4146863A
Cited
US4090667A
Cited
US4238839A
Cited
US4247981A
Cited
US4245273A
Cited
US4413272A
Cited
US4547830A
Cited
US4455495A
Cited
US4399372A
Cited
US4565712A
Cited
US4424578A
Cited
US4386051A
Cited
US4420820A
Cited
US4458297A
Cited
US4689411A
Cited
US4488262A
Cited
US4585490A
Cited
US4433331A
Cited
US4507756A
Cited
US4507757A
Cited
US4562639A
Cited
US4491860A
Cited
US4590589A
Cited
US4569120A
Cited
US4569121A
Cited
US4847732A
Cited
US4920454A
Cited
US4700214A
Cited
US4796075A
Cited
US4651409A
Cited
US4845315A
Cited
US4609241A
Cited
US4566186A
Cited
US4840924A
Cited
US4731704A
Cited
US4678889A
Cited
US4924287A
Cited
US4780670A
Cited
US4864165A
Cited
US4700116A
Cited
US4792646A
Cited
US4789760A
Cited
US4888574A
Cited
US4808967A
Cited
US4915983A
Cited
US4710592A
Cited
US4748490A
Cited
US4642160A
Cited
US4652974A
Cited
US4949084A
Cited
US4799128A
Cited
US4757359A
Cited
US4943538A
Cited
US4823181A
Cited
US4899205A
Cited
US4881114A
Cited
US4876220A
Cited
US4821142A
Cited
US4726991A
Cited
US4893167A
Cited
US4916809A
Cited
US4721868A
Cited
US4803595A
Cited
US4792835A
Cited
US4786904A
Cited
US4839864A
Cited
US5170931A
Cited
US5159535A
Cited
US4829404A
Cited
US4796074A
Cited
US4874711A
Cited
US5087589A
Cited
US4892776A
Cited
US5438166A
Cited
US4791075A
Cited
US4897836A
Cited
US4977357A
Cited
US5068634A
Cited
US4888665A
Cited
US5144567A
Cited
US4873506A
Cited
EP0336359B1
Cited
US4933738A
Cited
US5055321A
Cited
US4841099A
Cited
US4935584A
Cited
US5502889A
Cited
US4882611A
Cited
US4937475B1
Cited
US4937475A
Cited
US4992333A
Cited
US5097593A
Cited
US5148355A
Cited
US4910418A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-15 | 2001-12-15 | 2002-06-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-15 | 2005-12-15 | 2006-06-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-15 | 2009-12-15 | 2010-06-16 | $7700.00 | Window Closed / Lapsed |