US6048753A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Standardized bonding location process and apparatus
Assignee: Micron Technology Inc
•
Filing: 1998-02-13
•
Granted: 2000-04-11
•
Expires: 2018-02-13
Abstract
Abstract A process for making a semiconductor device and the resulting device having standardized die-to-substrate bonding locations are herein disclosed. The semiconductor die provides a standardized ball grid or other array of a particular size, pitch and pattern such that as the size, configuration or bond pad arrangement of the die changes, a standard substrate, (the term including leadframes) having a similarly standardized array of terminals or trace ends can be employed to form a semiconductor device. It is also contemplated that dice having markedly different circuitry but a common array pattern may be employed with the same substrate or other carrier.
Inventors
- 👤 Warren M. Farnworth
- 👤 Alan G. Wood
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:36
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W20/00; H10W20/40; H10W20/49; H10W70/65; H10W90/00; H10W90/401; H10W70/654; H10W70/655; H10W70/656; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/20; H10W72/241; H10W72/244; H10W72/29; H10W72/50; H10W72/541; H10W72/5445; H10W72/5449; H10W72/59; H10W72/90; H10W72/921; H10W72/922; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W74/00; H10W74/10; H10W74/111; H10W74/129
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
183 words
A method of fabricating semiconductor devices, comprising: providing a plurality of substrates, each substrate of the plurality bearing at least one arrangement of terminals in a selected pattern on a surface thereof; providing a plurality of semiconductor dice each having active surfaces with a pattern of external connections thereover, each of at least two semiconductor dice of the plurality of semiconductor dice exhibiting a pattern of external connections over the active surface thereof inconsistent by a location of at least one external connection with the selected pattern of terminals, wherein the patterns of external connections of the at least two semiconductor dice are mutually different by a location of at least one external connection; altering the pattern of external connections of each semiconductor die of the at least two semiconductor dice to be consistent with the selected pattern of terminals by rerouting the at least one external connection on each of the at least two semiconductor dice over the active surface thereof; and operably connecting the external connections of each semiconductor die of the plurality of semiconductor dice to terminals of a substrate.
Claim 2
Independent Claim
183 words
A method of fabricating semiconductor devices, comprising: providing a plurality of substrates, each substrate of the plurality bearing at least one arrangement of terminals in a selected pattern on a surface thereof; providing a plurality of semiconductor dice each having active surfaces with a pattern of external connections thereover, each of at least two semiconductor dice of the plurality of semiconductor dice exhibiting a pattern of external connections over the active surface thereof inconsistent by a location of at least one external connection with the selected pattern of terminals, wherein the patterns of external connections of the at least two semiconductor dice are mutually different by a location of at least one external connection; altering the pattern of external connections of each semiconductor die of the at least two semiconductor dice to be consistent with the selected pattern of terminals by rerouting the at least one external connection on each of the at least two semiconductor dice over the active surface thereof; and operably connecting the external connections of each semiconductor die of the plurality of semiconductor dice to terminals of a substrate.
Claim 3
Dependent Claim
26 words
The method of claim 1, wherein at least some of the semiconductor dice of the plurality differ in at least one of size, shape and circuitry.
Claim 4
Dependent Claim
64 words
The method of claim 1, wherein the pattern of external connections of at least one semiconductor die of the at least two semiconductor dice is inconsistent by a plurality of external connection locations with the selected pattern of terminals, and further comprising rerouting the plurality of external connections of the at least one semiconductor die to be consistent with the selected pattern of terminals.
Claim 5
Dependent Claim
55 words
The method of claim 3, wherein all of the external connections of the pattern of external connections of the at least one semiconductor die are inconsistent with the selected pattern of terminals, and further comprising rerouting sufficient external connections of the at least one semiconductor die to be consistent with the selected pattern of terminals.
Claim 6
Dependent Claim
26 words
The method of claim 1, further comprising forming conductive bumps on the semiconductor dice to effect operable connections between the external connections and the substrate terminals.
Claim 7
Dependent Claim
48 words
The method of claim 1, wherein the substrates comprise leadframes and the terminals comprise lead fingers, and operably connecting comprises aligning at least one semiconductor die in superimposition with each leadframe and bonding at least some of the external connections to at least some of the lead fingers.
Claim 8
Dependent Claim
44 words
The method of claim 6, further comprising aligning two semiconductor dice on opposing sides of the leadframes in superimposition therewith and bonding at least some of the external connections of each of the two semiconductor dice with at least some of the lead fingers.
References Cited (Backward Citations)
JPS5785244A
Cited
US4772936A
Cited
US5082802A
Cited
JPS6432150A
Cited
US4948754A
Cited
US4862322A
Cited
US4998159A
Cited
US5239198A
Cited
US5147815A
Cited
US5399903A
Cited
US5168345A
Cited
US5376825A
Cited
EP0486829A2
Cited
US5216278A
Cited
US5138434A
Cited
US5289346A
Cited
US5379191A
Cited
US5281151A
Cited
JPH0536857A
Cited
US5440171A
Cited
US5334857A
Cited
US5438224A
Cited
US5502289A
Cited
JPH0677293A
Cited
US5523622A
Cited
US5311057A
Cited
US5365409A
Cited
US5291062A
Cited
US5327008A
Cited
US5355283A
Cited
US5817986A
Cited
EP0622847A2
Cited
US5384487A
Cited
US5643830A
Cited
US5490324A
Cited
US5593927A
Cited
US5454160A
Cited
US5483101A
Cited
US5521435A
Cited
EP0660405A2
Cited
US5490040A
Cited
US5424492A
Cited
US5506756A
Cited
EP0684644A1
Cited
US5683942A
Cited
US5497397A
Cited
EP0692823A1
Cited
US5741729A
Cited
US5604379A
Cited
US5844304A
Cited
US5726489A
Cited
EP0704900A2
Cited
US5498767A
Cited
US5715144A
Cited
US5646828A
Cited
US5677576A
Cited
WO1997037374A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-11 | 2003-10-11 | 2004-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-11 | 2007-10-11 | 2008-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-11 | 2011-10-11 | 2012-04-11 | $7700.00 | Window Closed / Lapsed |