← Back to Patent Explorer
US5506756A Expired / Lapsed US ⏱️ 0.0 years remaining

Tape BGA package die-up/die down

Assignee: Intel Corp
•
Filing: 1995-02-17
•
Granted: 1996-04-09
•
Expires: 2015-02-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A ball grid array (BGA) package which contains an integrated circuit die that is directly mounted to either a heat sink or a printed circuit board. In one embodiment, the package has an integrated circuit with surface pads that are coupled to a flexible circuit board. Solder balls are attached to the flexible circuit board and solder the BGA package to a printed circuit board. The flexible circuit has an opening that exposes the integrated circuit and allows the IC to be soldered to the printed circuit board by solder balls attached directly to the surface pads of the IC die. The direct attachment between the die and printed circuit board increases the number of IC output pins. The flexible circuit board and die are covered by a protective injection molded plastic housing. In a second embodiment, the integrated circuit die is flipped upside down and a surface of the die is exposed through the plastic housing. A heat sink can be attached to the exposed die surface to improve the thermal performance of the package.

Inventors

  • 👤 Kevin Haley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 16:25
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W90/00; H10W90/701; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/681; H10W72/00; H10W72/851; H10W72/874; H10W72/879; H10W74/131; H10W74/142; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 149 words
An electronic package, comprising: an integrated circuit which has a first surface that has a plurality of first surface pads and an opposite second surface that has a plurality of second surface pads; a housing which extends around said integrated circuit such that said second surface of said integrated circuit is exposed, said housing having a first surface and an opposite second surface that is essentially coplanar with said exposed second surface of said integrated circuit; a tape attached to said second surface of said housing, said tape having a plurality of conductive traces that are coupled to said first surface pads of said integrated circuit, said tape further having an opening that exposes said second surface of said integrated circuit; and, a plurality of solder balls coupled to said conductive traces of said tape and said second surface pads of said exposed second surface of said integrated circuit.
Claim 2
Dependent Claim 149 words
An electronic package, comprising: an integrated circuit which has a first surface that has a plurality of first surface pads and an opposite second surface that has a plurality of second surface pads; a housing which extends around said integrated circuit such that said second surface of said integrated circuit is exposed, said housing having a first surface and an opposite second surface that is essentially coplanar with said exposed second surface of said integrated circuit; a tape attached to said second surface of said housing, said tape having a plurality of conductive traces that are coupled to said first surface pads of said integrated circuit, said tape further having an opening that exposes said second surface of said integrated circuit; and, a plurality of solder balls coupled to said conductive traces of said tape and said second surface pads of said exposed second surface of said integrated circuit.
Claim 3
Dependent Claim 18 words
The electronic package as recited in claim 1, wherein said housing is constructed from a molded plastic material.
Claim 4
Dependent Claim 21 words
The electronic package as recited in claim 1, further comprising a solder mask on said second surface of said integrated circuit.
Claim 5
Dependent Claim 26 words
The electronic package as recited in claim 1, further comprising a plurality of wires that couple said integrated circuit to said conductive traces of said tape.

References Cited (Backward Citations)

US5239198A Cited
US5065921A Cited
US5216278A Cited
US5311402A Cited
US5222014A Cited
US5249101A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-04-09 1999-10-09 2000-04-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-04-09 2003-10-09 2004-04-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-04-09 2007-10-09 2008-04-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag