US5379191A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Compact adapter package providing peripheral to area translation for an integrated circuit chip
Assignee: Rateze Remote Mgmt LLC
•
Filing: 1994-06-09
•
Granted: 1995-01-03
•
Expires: 2014-06-09
Abstract
Abstract An peripheral to area adapter for an integrated circuit chip. The adapter comprises pads on an upper surface of a support in a pattern corresponding to the terminals on a integrated circuit, planar reroute lines on the upper surface with first ends at the pads, and vertical conductive vias extending through the support. The vias are connected at the upper surface to the second ends of the reroute lines. The vias are connected at the lower surface of the support to an area array of coupling elements. The pads and reroute lines can be fabricated on a tape-automated-bonding (TAB) frame support and personalized to match a particular configuration of terminals or bumps on a chip. The coupling elements can form a generic array compatible with a wide variety of interconnect substrates.
Inventors
- 👤 David H. Carey
- 👤 Barry H. Whalen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 23:58
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/121; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/688; H10W74/00; H10W74/10; H10W74/111; H10W70/65; H10W70/654; H10W70/655; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
402 words
A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising: a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface of the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.
Claim 2
Dependent Claim
402 words
A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising: a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface of the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.
Claim 3
Dependent Claim
26 words
The adapter package of claim 1 wherein the bonds between the terminals and the pads constitute the sole means for attaching the chip to the support.
Claim 4
Dependent Claim
14 words
The adapter package of claim 1 wherein the support is a flexible tape-automated-bonding frame.
Claim 5
Dependent Claim
451 words
A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising: a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a compressible supportive insulator between the bottom surface of the chip and the upper surface of the support wherein the compressible supportive insulator is positioned entirely within the inner surface area of the chip and outer sidewalls of the compressible supportive insulator are aligned with outer sidewalls of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.
Claim 6
Dependent Claim
451 words
A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising: a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a compressible supportive insulator between the bottom surface of the chip and the upper surface of the support wherein the compressible supportive insulator is positioned entirely within the inner surface area of the chip and outer sidewalls of the compressible supportive insulator are aligned with outer sidewalls of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.
Claim 7
Dependent Claim
28 words
The adapter package of claim 4 wherein the compressible supportive insulator contacts the bottom surface of the chip, the upper surface of the support and the reroute lines.
Claim 8
Dependent Claim
24 words
The adapter package of claim 4 wherein the compressible supportive insulator is selected from the group consisting of silicone, rubber and elastomeric polymer foam.
Claim 9
Dependent Claim
26 words
The adapter package of claim 4 wherein the bonds between the terminals and the pads constitute the sole means for attaching the chip to the support.
Claim 10
Dependent Claim
14 words
The adapter package of claim 4 wherein the support is a flexible tape-automated-bonding frame.
References Cited (Backward Citations)
US3541222A
Cited
UST955008I4
Cited
US4074342A
Cited
US4354107A
Cited
US4195195A
Cited
US4249302A
Cited
US4349862A
Cited
US4551629A
Cited
EP0052738A1
Cited
US4403238A
Cited
US4525921A
Cited
US4498122A
Cited
US4724472A
Cited
JPS60217641A
Cited
US4631820A
Cited
US4617160A
Cited
US4649990A
Cited
US5014161A
Cited
FR2586885A1
Cited
US4700473A
Cited
US4706166A
Cited
US4821142A
Cited
US4860088A
Cited
US4749120A
Cited
US4764846A
Cited
US4820013A
Cited
JPS63172450A
Cited
JPS63308996A
Cited
US4912545A
Cited
US4866841A
Cited
EP0310357A2
Cited
US4922377A
Cited
US4845335A
Cited
US4926241A
Cited
JPH01293528A
Cited
US4926549A
Cited
US4993954A
Cited
US4975765A
Cited
US4851862A
Cited
US4954878A
Cited
US5006673A
Cited
US5061989A
Cited
US5076485A
Cited
US5029325A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-02 | 1998-07-04 | 1999-01-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-02 | 2002-07-04 | 2003-01-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-02 | 2006-07-04 | 2007-01-03 | $7700.00 | Window Closed / Lapsed |