Flip chip structure including a silicon semiconductor element bonded to an Si3 N4 base substrate
Abstract
Abstract A semiconductor device and carrier assembly package having a silicon integrated circuit semiconductor device provided with at least three raised electrical contacts on a first surface, a device support substrate of Si 3 N 4 provided with a conductive metallurgy pattern on at least one surface, the conductive pattern including an electrical contact configuration matching the raised electrical contacts on the device, metallurgical bonds between the raised electrical contacts on the device and the electrical contact pattern on the support substrate, and an electrically conductive means for electrically connecting elements of the conductive metallurgy pattern to coacting elements off the support substrate.
Inventors
- 👤 Lawrence V. Gregor
- 👤 Robert G. Shepheard
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-02-01 | 1980-08-02 | 1981-02-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-02-01 | 1984-08-02 | 1985-02-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-02-01 | 1988-08-02 | 1989-02-01 | $7700.00 | Window Closed / Lapsed |