← Back to Patent Explorer
US5770889A Expired / Lapsed US ⏱️ 0.0 years remaining

Systems having advanced pre-formed planar structures

Assignee: LSI Corp
•
Filing: 1995-12-29
•
Granted: 1998-06-23
•
Expires: 2015-12-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic system utilizing at least one semiconductor die having raised conductive bumps on its surface for connecting to other devices or systems is disposed on a face of a preformed planar structure (interposer) having through holes. Solder joints with conductive bumps on an underlying substrate are formed in the through holes. In one embodiment, the interposer is dissolvable. In another embodiment, the through holes are at least partially filled with a conductive material for electrically connecting to the die. In another embodiment, the through holes are angled so that the interposer acts as a pitch spreader or adapter. In another embodiment, ball bumps are disposed on a side of the interposer away from the die. In the electronic system, a semiconductor die may be disposed on a side of an optically transmissive preformed planar structure (interposer), and an optical element is disposed on an opposite side of the interposer. The interposer may be provided with through holes extending at least partially into the die side, and electrical probes in the through holes, for making contact to raised conductive bumps on the die. The interposer may be provided with raised portions for locating the optical element at a predetermined distance away from the die. The interposer may be provided with darkened areas for preventing light from impacting selected areas of the die. Various other embodiments are directed to multi-tier flip-chip arrays employing preformed planar structures between tiers.

Inventors

  • 👤 Michael D. Rostoker
  • 👤 Nicholas F. Pasch

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 09:50
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H05K3/3436; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H05K2201/00; H05K2201/03; H05K2201/0332; H05K2201/0388; H05K2201/0394; H05K2201/0397; H05K2201/10; H05K2201/10227; H05K2201/10378; H05K2203/00; H05K2203/07; H05K2203/0756; H05K2203/0769; H05K3/325; H05K3/326; H10W70/65; H10W70/654; H10W70/655; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; H10W72/50; H10W72/531; H10W72/5363; Y; Y02; Y02P; Y02P70/00; Y02P70/50

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 192 words
An electronic system having at least one semiconductor assembly, said system comprising: at least one semiconductor device having first solder balls disposed in a ring shaped pattern on a face thereof; at least one substrate having second solder balls disposed in a ringshaped pattern on a face thereof and corresponding in pattern with the pattern of the first solder balls; a preformed planar structure between said at least one semiconductor device and said at least one substrate, said preformed planar structure having through holes extending therethrough and corresponding to the first and second patterns; conductive elements made of noble metal foil in the preformed planar structure and extending into said through holes, wherein said conductive elements delineate each of the through holes into a first portion and a second portion; and solder joints formed by the first solder balls and the second solder balls within said through holes to said conductive elements, wherein each of the first solder balls fuses to one side of the noble metal foil in the first portion and each of the second solder balls fuses to another side of the noble metal foil in the second portion.
Claim 2
Dependent Claim 192 words
An electronic system having at least one semiconductor assembly, said system comprising: at least one semiconductor device having first solder balls disposed in a ring shaped pattern on a face thereof; at least one substrate having second solder balls disposed in a ringshaped pattern on a face thereof and corresponding in pattern with the pattern of the first solder balls; a preformed planar structure between said at least one semiconductor device and said at least one substrate, said preformed planar structure having through holes extending therethrough and corresponding to the first and second patterns; conductive elements made of noble metal foil in the preformed planar structure and extending into said through holes, wherein said conductive elements delineate each of the through holes into a first portion and a second portion; and solder joints formed by the first solder balls and the second solder balls within said through holes to said conductive elements, wherein each of the first solder balls fuses to one side of the noble metal foil in the first portion and each of the second solder balls fuses to another side of the noble metal foil in the second portion.
Claim 3
Dependent Claim 57 words
The system of claim 1, wherein the preformed planar structure having two opposite faces, the through holes extend at a range of angles through the at least one preformed planar structure, and exit the one face of the preformed planar structure relatively close together, and exit the other face of the preformed planar structure relatively further apart.
Claim 4
Dependent Claim 44 words
The system of claim 1, wherein the preformed planar structure having two opposite faces, the through holes exit the one face of the preformed planar structure in a linear array, and exit the other face of the preformed planar structure in a two-dimensional array.
Claim 5
Independent Claim 13 words
The system of claims 1, wherein the system is a single chip module.
Claim 6
Independent Claim 18 words
The system of claims 1, wherein the system is a multi-chip module having at least one integrated circuit.
Claim 7
Independent Claim 26 words
The system of claims 1, wherein the system is a board level product having a plurality of integrated circuits on at least one printed wiring board.
Claim 8
Independent Claim 34 words
The system of claims 1, wherein the system is a box level system having a plurality if integrated circuits on at least one printed wiring board mounted into a box with a power source.
Claim 9
Independent Claim 25 words
The system of claims 1, wherein the system is selected from the group comprising personal computers, work stations, servers, minicomputers, mainframe computers and super computers.
Claim 10
Independent Claim 29 words
The system of claims 1, wherein the system is selected from the group comprising security systems, entertainment systems, data storage systems, data acquisition systems, telecommunications systems and satellite systems.
Claim 11
Independent Claim 28 words
The system of claims 1, wherein the system is selected from the group comprising video systems, audio systems, entertainment systems, direct broadcast video systems, and video cable systems.
Claim 12
Independent Claim 23 words
The system of claims 1, wherein the system is selected from the group comprising televisions, cameras, recorders, compact disc players/recorders, and tape players/recorders.
Claim 13
Independent Claim 29 words
The system of claims 1, wherein the system is selected from the group comprising cellular telephones, private branch exchange, telephone switching, video picture telephones, network controllers, encoders and decoders.
Claim 14
Independent Claim 29 words
The system of claims 1, wherein the system is selected from the group comprising control, monitoring and navigational systems for airplanes, trains, automobiles, helicopters, rockets, missiles, boats and submarines.

References Cited (Backward Citations)

US3388301A Cited
US3429040A Cited
US3624462A Cited
US3871014A Cited
US3701451A Cited
US3835531A Cited
US3811186A Cited
US4100566A Cited
US4190855A Cited
US4553036A Cited
US4355463A Cited
US4631805A Cited
US4425501A Cited
JPS57210638A Cited
JPS58218176A Cited
US4460537A Cited
JPS59123259A Cited
US4636631A Cited
JPS59228755A Cited
US4664309A Cited
JPS6049638A Cited
US4478915A Cited
US4545610A Cited
US4689652A Cited
US4680617A Cited
US4723156A Cited
US4970575A Cited
JPS61168926A Cited
US4783722A Cited
JPS61142750A Cited
US4825284A Cited
US4733096A Cited
WO1987004010A1 Cited
US4700276A Cited
US4700473A Cited
US4961105A Cited
JPS62190776A Cited
US4935581A Cited
US4694185A Cited
US4827118A Cited
JPS6329973A Cited
US4688152A Cited
JPS6352432A Cited
US4830264A Cited
US4811082A Cited
JPS63172219A Cited
JPS63239827A Cited
US4874722A Cited
JPS63268418A Cited
JPS6457661A Cited
US5161059A Cited
JPH01155633A Cited
US5039628A Cited
US4926241A Cited
US4970577A Cited
US4868349A Cited
US5283468A Cited
US5365088A Cited
US4993799A Cited
JPH0296343A Cited
JPH02101776A Cited
US4998806A Cited
US4970381A Cited
US5077633A Cited
US5130531A Cited
US5489804A Cited
US5111279A Cited
US5168346A Cited
US5006673A Cited
US5124843A Cited
FR2667892A1 Cited
JPH03288462A Cited
JPH0430544A Cited
JPH04137663A Cited
US5153379A Cited
US5144484A Cited
US5172303A Cited
US5149958A Cited
WO1992011654A1 Cited
US5132251A Cited
US5059553A Cited
US5153385A Cited
JPH04312933A Cited
US5153772A Cited
US5258648A Cited
US5252857A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-06-22 2001-12-22 2002-06-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-06-22 2005-12-22 2006-06-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-06-22 2009-12-22 2010-06-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag