← Back to Patent Explorer
US4688152A Expired / Lapsed US ⏱️ 0.0 years remaining

Molded pin grid array package GPT

Assignee: National Semiconductor Corp
•
Filing: 1986-08-11
•
Granted: 1987-08-18
•
Expires: 2006-08-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A pin-grid package is created by starting with printed wiring boards that have plated through holes that can accommodate wire pins. Pins are secured in position to extend outward from one face of the PW board in the form of a pin grid array of the desired configuration which is typically a plurality of concentric rings thereby creating a square grid pattern of predetermined spacing. The opposing PW board face includes a central pin-free area to which is secured a semiconductor die. This face of the PW board includes a plurality of wiring traces that connect each pin to an array that surrounds the semiconductor die. The traces are connected to the bonding pads of the semiconductor die by either wire bonds or a spider assembly using tape assembly bonding. The PW board is located in a mold that has a flat faced first platen that contains cut-out regions that will accommodate the package pins. The other flat-faced mold platen contains molding cavities that are in registry with and slightly larger than the PW boards. The mold cavities include a series of ribs that are distributed around the cavity periphery. These ribs bear against the PW board when the mold is assembled so that the PW board is centered and pressed against the flat face of first platen in the region outboard of the pin-grid pattern. When a liquified plastic encapsulant is forced into the mold the cavities will be filled and the liquid will be excluded from the pin side of the PW board.

Inventors

  • 👤 Chok J. Chia

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 14:43
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49146

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 141 words
A molded pin grid array package comprising: a printed circuit wiring board having plated through holes including a plurality of package pins secured therein and extending from a first face to form a pin grid array; said printed wiring board having a second face which carries a printed wiring pattern and a centrally mounted semiconductor die, said printed wiring including an array of traces having tips that form a pattern that surrounds the periphery of said die; means electrically connecting said pattern that surrounds said die to the bonding pads on said die; and a molded plastic encapsulant surrounding said second face of said printed wiring board, said molded plastic encapsulant including a series of indentations around its peripheral edge, whereby said printed wiring board along with said semiconductor die and said electrical connecting means are encapsulated in a molded package.
Claim 2
Dependent Claim 141 words
A molded pin grid array package comprising: a printed circuit wiring board having plated through holes including a plurality of package pins secured therein and extending from a first face to form a pin grid array; said printed wiring board having a second face which carries a printed wiring pattern and a centrally mounted semiconductor die, said printed wiring including an array of traces having tips that form a pattern that surrounds the periphery of said die; means electrically connecting said pattern that surrounds said die to the bonding pads on said die; and a molded plastic encapsulant surrounding said second face of said printed wiring board, said molded plastic encapsulant including a series of indentations around its peripheral edge, whereby said printed wiring board along with said semiconductor die and said electrical connecting means are encapsulated in a molded package.
Claim 3
Dependent Claim 35 words
The molded pin grid array package of claim 1 whereby said molded encapsulant further surrounds the edge of said printed wiring board to form a skirt that terminates in the plane of said first face.
Claim 4
Dependent Claim 33 words
The molded pin grid array package of claim 2 wherein said indentations include a tapered portion extending from said first face of said printed wiring board to the outer face of said package.

References Cited (Backward Citations)

US3701451A Cited
US4100566A Cited
US4631805A Cited
US4460537A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-17 1991-02-16 1991-08-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-17 1995-02-16 1995-08-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-17 1999-02-16 1999-08-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag