Patent US5594918A successfully refreshed from Google Patents.
US5594918A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel computer system providing multi-ported intelligent memory
Assignee: International Business Machines Corp
•
Filing: 1995-03-28
•
Granted: 1997-01-14
•
Expires: 2015-03-28
Abstract
Abstract A parallel computer system providing multi-ported intelligent memory is formed of a plurality of nodes or cells interconnected to provide a shared memory with processors of the network and their memory providing the network routing and shared memory. Each of the nodes provides a functional unit with a processor, shared memory, and communication interface. K zipper ports in addition provide a switching function to interconnect the distributed memory and processors providing the shared memory. The resulting multi-ported shared intelligent memory switch can be used to connect (switch) a variety of computer system elements (CSEs) including computers and direct access storage devices (DASDs). The multi-ported intelligent memory shared memory organized into a collection of cells or nodes and is called the hedgehog. Each node comprises a finite computer memory, a processing unit, and communication interface and at least K of the nodes of the device have a zipper port. The computing system element combines the characteristics of a switch with those of a shared memory. In addition, objects in the shared memory can change state without the intervention of computing system elements (CSEs) that are interconnected to the device (CSE and port) which is a hedgehog switch. A zipper and ISA architecture for the chip are described for implementation of the zipper node of the shared memory device.
Inventors
- 👤 Billy J. Knowles
- 👤 Clive A. Collins
- 👤 Christine M. Desnoyers
- 👤 Donald G. Grice
- 👤 David B. Rolfe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 17:15
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/30181; G06F9/30189; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17337; G06F15/17343; G06F15/17356; G06F15/17368; G06F15/17381; G06F9/38; G06F9/3836; G06F9/3851; G06F9/3885; G06F9/3887; G06F9/3889; F; F02; F02B; F02B75/00; F02B75/02; F02B2075/022; F02B2075/027
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
225 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein the hedgehog processor memory element resolves contention and coherency issues that arise for said variety of computing system elements which share the hedgehog processor memory element in a communication network.
Claim 2
Dependent Claim
225 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein the hedgehog processor memory element resolves contention and coherency issues that arise for said variety of computing system elements which share the hedgehog processor memory element in a communication network.
Claim 3
Dependent Claim
204 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein said plurality of functional units provides transparent data transport.
Claim 4
Dependent Claim
204 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein said plurality of functional units provides transparent data transport.
Claim 5
Dependent Claim
85 words
A computing system device according to claim 2 wherein data are sourced at a zipper by a computer system element attached to that zipper and the data are switched to any other zipper and thus to a computer system element attached to that zipper such that switching is accomplished under the control of the functional units within the shared memory and there is high variability for switching, permitting, but not requiring, the use of packet headers in the communication across said plurality of functional units.
Claim 6
Dependent Claim
205 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein said plurality of funtional units provides a data re-organization mode.
Claim 7
Dependent Claim
205 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein said plurality of funtional units provides a data re-organization mode.
Claim 8
Dependent Claim
39 words
A computing system device according to claim 4 wherein data in the data re-organization mode is moved over the network one computing system element to another and during the movement of data, the data is able to be reorganized.
Claim 9
Dependent Claim
41 words
A computing system device according to claim 4 wherein data operations in the data reorganization mode include the rows and columns of a matrix being interchanged, a list of elements being sorted, or elements being reorganized in any other arbitrary way.
Claim 10
Dependent Claim
207 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein a data modification mode for said plurality of funtional units is provided.
Claim 11
Dependent Claim
207 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein a data modification mode for said plurality of funtional units is provided.
Claim 12
Dependent Claim
26 words
A computing system device according to claim 7 wherein data in the data modification mode is modified as said data is moved between computing system elements.
Claim 13
Dependent Claim
35 words
A computing system device according to claim 8 wherein in data operations in the data modification mode include the elements of a matrix being multiplied by a scalar and being transformed by any arbitrary function.
Claim 14
Dependent Claim
252 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node having one or more functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch that can be used to switch couple said variety of computer system elements, at least one of said plurality of the nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory can change state without intervention of any of said variety of computer system elements that are coupled to said plurality of functional units, wherein each of the plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein a transparent data sharing mode is provided whereby data objects are shared by said variety of computing system elements attached to said plurality of functional units, and protocols for maintaining desired levels of data coherence can be implemented within the shared memory and do not have to be processed outside a hedgehog processor memory element.
Claim 15
Dependent Claim
252 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node having one or more functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch that can be used to switch couple said variety of computer system elements, at least one of said plurality of the nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory can change state without intervention of any of said variety of computer system elements that are coupled to said plurality of functional units, wherein each of the plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein a transparent data sharing mode is provided whereby data objects are shared by said variety of computing system elements attached to said plurality of functional units, and protocols for maintaining desired levels of data coherence can be implemented within the shared memory and do not have to be processed outside a hedgehog processor memory element.
Claim 16
Dependent Claim
83 words
A computing system device according to claim 10 wherein in a data reorganization mode, data sharing can be combined with reorganization and data on the node chip undergoes reorganization without the intervention of the sharing computer system elements, and connected computer system elements initiate reorganizations by sending messages to hedgehog objects, while computer system elements are prevented from viewing intermediate states without knowledge of the protocols required to prevent viewing of intermediate states by implementing the protocols within the hedgehog processor memory element.
Claim 17
Dependent Claim
72 words
A computing system device according to claim 11 wherein, the network provides data sharing with modification, and data residing in the hedgehog undergo reorganization without intervention of computer system elements, and connected computer system elements initiate modifications by sending messages to hedgehog objects, and computer system elements are prevented from viewing intermediate states without knowledge of the protocols required to prevent viewing of intermediate states by implementing the protocols within the memory.
Claim 18
Dependent Claim
58 words
A computing system device according to claim 12 wherein integrity measures are implemented within the hedgehog by associating hedgehog objects with secure tokens, known only to hedgehog processors, and only processors bound to those tokens will then have access to the objects, and such integrity measures do not require the use of processing resources outside of the hedgehog.
Claim 19
Dependent Claim
41 words
A computing system device according to claim 13 wherein hedgehog objects, without the use of outside processing resources, send messages to each other which then initiate state transitions of those objects whereby the computing system device becomes a shared computational resource.
Claim 20
Dependent Claim
219 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein within the shared memory of the computing system device memory latency which is seen by all connected computers is made uniform to shared objects.
Claim 21
Dependent Claim
219 words
A computing system device, comprising: a plurality of functional units each having a ALU and a memory connected to said ALU and a communication interface, a plurality of nodes interconnected in a network of nodes, each node including at least one of said plurality of functional units, to which a variety of computer system elements including computers and direct access storage devices are coupled, wherein the memory of said plurality of functional units provides a multi-ported intelligent shared memory switch for switch coupling said variety of computer system elements, at least one of said plurality of nodes being adjacent to a zipper, whereby said plurality of functional units in aggregate provide a finite computer memory and a processing unit which combines characteristics of a switch with characteristics of a shared memory and processor, wherein objects in the shared memory change state without intervention of any of said variety of computer system elements that are coupled to said plurality of funtional units, wherein each of said plurality of nodes of the multi-ported intelligent shared memory switch include a functional unit on a chip along with a switching means as a hedgehog processor memory element, and wherein within the shared memory of the computing system device memory latency which is seen by all connected computers is made uniform to shared objects.
Claim 22
Dependent Claim
29 words
A computer system device according claim 15 wherein within the shared memory of the computing system device data format conversion is performed by the memory of the hedgehog itself.
References Cited (Backward Citations)
US3537074A
Cited
US3544973A
Cited
US4942516A
Cited
US3970993A
Cited
US4107773A
Cited
US4101960A
Cited
US4270170A
Cited
US4380046A
Cited
US4412303A
Cited
US4314349A
Cited
US4338675A
Cited
US4435758A
Cited
US4467422A
Cited
US4956772A
Cited
US5006978A
Cited
US4394726A
Cited
US4468727A
Cited
US4622650A
Cited
US4498133A
Cited
US4523273A
Cited
US4825359A
Cited
US4809159A
Cited
US4739474A
Cited
EP0132926B1
Cited
US4598400A
Cited
US5008815A
Cited
US5146608A
Cited
US5212773A
Cited
US4621339A
Cited
US4604695A
Cited
US4905143A
Cited
US4855903A
Cited
US4901224A
Cited
US5113523A
Cited
US4805091A
Cited
US4967340A
Cited
US5045995A
Cited
EP0208497B1
Cited
US5047917A
Cited
US4706191A
Cited
US4739476A
Cited
US4763321A
Cited
US5016163A
Cited
US4720780A
Cited
US4922408A
Cited
US5021945A
Cited
US4847755A
Cited
US4907148A
Cited
US4736291A
Cited
US4852048A
Cited
US4783782A
Cited
US4916657A
Cited
US4831519A
Cited
US4835729A
Cited
US4748585A
Cited
US4925311A
Cited
US5297260A
Cited
US4783738A
Cited
US4814980A
Cited
US4809169A
Cited
US4780873A
Cited
US5014189A
Cited
US4809347A
Cited
US4849882A
Cited
US5038386A
Cited
US4860201A
Cited
US4910665A
Cited
US5170484A
Cited
US4985832A
Cited
US5230079A
Cited
US4975834A
Cited
US4841476A
Cited
US5010477A
Cited
US4992933A
Cited
US5175865A
Cited
US5165023A
Cited
US4873626A
Cited
US4891787A
Cited
US4903260A
Cited
US4858110A
Cited
US4964032A
Cited
US4933846A
Cited
US4933895A
Cited
US5170482A
Cited
US5008882A
Cited
US4958273A
Cited
US4916652A
Cited
US4942517A
Cited
US4943912A
Cited
US4872133A
Cited
US4896265A
Cited
US4992926A
Cited
US5121498A
Cited
US5038282A
Cited
US5056000A
Cited
US5005120A
Cited
GB2223867A
Cited
US4920484A
Cited
US5041971A
Cited
US5189665A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-01-14 | 2000-07-15 | 2001-01-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-01-14 | 2004-07-15 | 2005-01-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-01-14 | 2008-07-15 | 2009-01-14 | $7700.00 | Window Closed / Lapsed |