US4270170A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Array processor
Assignee: CAMBRIDGE PARALLEL PROCESSING Ltd
•
Filing: 1979-03-15
•
Granted: 1981-05-26
•
Expires: 1999-03-15
Abstract
Abstract An array processor consisting of integrated circuit chips connected in a rectangular array. The number of terminals on each chip necessary for these interconnections is reduced by arranging for certain terminals to be connected to branched paths, so that those terminals are shared between different connections. Special gating is provided to ensure that signals are routed correctly over these shared connections.
Inventors
- 👤 Stewart F. Reddaway
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 21:54
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8007; G06F15/8023
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
186 words
An array processor comprising a plurality of integrated circuit chips arranged in rows and columns in a two-dimensional rectangular array, each chip containing a two-dimensional sub-array of processing elements arranged in rows and columns, and each chip having a plurality of diagonal and non-diagonal connection pins, the processing elements along each edge of the sub-array of at least one of the chips being connected by way of said connection pins to the elements along the edge of the sub-array of a neighboring chip, the processing elements in each corner of the sub-array thus having two such connections to two different nearest neighboring chips, wherein the two connections to the element in one corner of the sub-array share a single one of said diagonal pins which is connected to the nearest non-diagonal pin on each of the two neighboring chips nearest that diagonal pin, and similarly the two connections to the element in the diagonally opposite corner of the sub-array share another single one of said diagonal pins which is connected to the nearest non-diagonal pin on each of the two neighboring chips nearest that diagonal pin.
Claim 2
Dependent Claim
186 words
An array processor comprising a plurality of integrated circuit chips arranged in rows and columns in a two-dimensional rectangular array, each chip containing a two-dimensional sub-array of processing elements arranged in rows and columns, and each chip having a plurality of diagonal and non-diagonal connection pins, the processing elements along each edge of the sub-array of at least one of the chips being connected by way of said connection pins to the elements along the edge of the sub-array of a neighboring chip, the processing elements in each corner of the sub-array thus having two such connections to two different nearest neighboring chips, wherein the two connections to the element in one corner of the sub-array share a single one of said diagonal pins which is connected to the nearest non-diagonal pin on each of the two neighboring chips nearest that diagonal pin, and similarly the two connections to the element in the diagonally opposite corner of the sub-array share another single one of said diagonal pins which is connected to the nearest non-diagonal pin on each of the two neighboring chips nearest that diagonal pin.
Claim 3
Dependent Claim
91 words
A processor according to claim 1 wherein each chip comprises means for receiving a routing code specifying a direction in which data is to be transferred between the elements, a first set of gating means controlled by the received routing code, for coupling data from the processing elements at the edges of the sub-array to the respective connection pins, and a second set of gating means also controlled by the received routing code, for coupling data from the connection pins to the respective processing elements on the edges of the sub-array.
References Cited (Backward Citations)
US3287703A
Cited
US3287702A
Cited
US3312943A
Cited
US3296426A
Cited
US3308436A
Cited
US3364472A
Cited
US3473160A
Cited
US3537074A
Cited
US3544973A
Cited
US3582899A
Cited
US3735365A
Cited
US3699529A
Cited
US3815095A
Cited
US3979728A
Cited
US3970993A
Cited
US4065808A
Cited
US4099233A
Cited
US4174514A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-05-25 | 1984-11-24 | 1985-05-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-05-25 | 1988-11-24 | 1989-05-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-05-25 | 1992-11-24 | 1993-05-26 | $7700.00 | Window Closed / Lapsed |