US6903443B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor component and interconnect having conductive members and contacts on opposing sides
Assignee: Round Rock Research LLC
•
Filing: 2002-12-11
•
Granted: 2005-06-07
•
Expires: 2022-12-11
Abstract
Abstract A method for fabricating semiconductor components and interconnects includes the steps of providing a substrate, such as a semiconductor die, forming external contacts on opposing sides of the substrate by laser drilling vias through the substrate, and forming conductive members in the vias. The conductive members include enlarged terminal portions that are covered with a non-oxidizing metal. The method can be used to fabricate stackable semiconductor packages having integrated circuits in electrical communication with the external contacts. The method can also be used to fabricate interconnects for electrically engaging packages, dice and wafers for testing or for constructing electronic assemblies.
Inventors
- 👤 Warren M. Farnworth
- 👤 Alan G. Wood
- 👤 David R. Hembree
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:09
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/01; H10W70/05; H10W70/095; H05; H05K; H05K1/00; H05K1/02; H05K1/11; H05K1/111; H05K1/112; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0238; H10W20/0245; H10W20/20; H10W70/60; H10W70/611; H10W70/614; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/68; H10W90/00; H05K1/03; H05K1/0306; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09372; H05K2201/09472; H05K2201/095; H05K2201/0959; H05K2201/09818; H05K2201/09827; H05K2201/09845; H05K2201/10; H05K2201/10613; H05K2201/10621; H05K2201/10674; H05K2201/10734; H05K3/00; H05K3/0011; H05K3/0017; H05K3/0026; H05K3/0029; H05K3/0032; H10P; H10P72/00; H10P72/70; H10P72/74; H10W70/099; H10W72/00; H10W72/071; H10W72/0711; H10W72/072; H10W72/07231; H10W72/07236; H10W72/20; H10W72/251; H10W72/252; H10W72/90; H10W72/921; H10W72/922; H10W72/9226; H10W72/923; H10W72/941; H10W72/9415; H10W72/942; H10W72/944; H10W72/9445; H10W74/00; H10W74/10; H10W74/15; H10W90/20; H10W90/297; H10W90/701; H10W90/721; H10W90/722; H10W90/724
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
132 words
A semiconductor component comprising: a semiconductor die comprising a substrate having a first side and an opposing second side, and a plurality of contacts on the first side having a first pattern; a plurality of conductive members comprising vias through the contacts and the substrate, and a conductive material in the vias in physical contact with the contacts; a plurality of first external contacts in electrical communication with the conductive members configured for stacking a second component on the first side in electrical communication with the contacts; a plurality of conductors on the second side in electrical communication with the conductive members; and a plurality of second external contacts on the second side in electrical communication with the conductors having a second pattern and configured for electrical connection to a third component.
Claim 2
Dependent Claim
132 words
A semiconductor component comprising: a semiconductor die comprising a substrate having a first side and an opposing second side, and a plurality of contacts on the first side having a first pattern; a plurality of conductive members comprising vias through the contacts and the substrate, and a conductive material in the vias in physical contact with the contacts; a plurality of first external contacts in electrical communication with the conductive members configured for stacking a second component on the first side in electrical communication with the contacts; a plurality of conductors on the second side in electrical communication with the conductive members; and a plurality of second external contacts on the second side in electrical communication with the conductors having a second pattern and configured for electrical connection to a third component.
Claim 3
Dependent Claim
21 words
The component of claim 1 wherein the second component comprises a semiconductor package and the third component comprises a circuit board.
Claim 4
Dependent Claim
22 words
The component of claim 1 wherein the first external contacts and the second external contacts comprise non-oxidizing layers having generally concave shapes.
Claim 5
Dependent Claim
12 words
The component of claim 1 wherein the contacts comprise device bond pads.
Claim 6
Dependent Claim
38 words
The component of claim 1 further comprising a first electrically insulating layer on the first side electrically insulating the first external contacts and a second electrically insulating layer on the second side electrically insulating the second external contacts.
Claim 7
Dependent Claim
123 words
A semiconductor component comprising: a semiconductor die comprising a substrate having a first side with a first electrically insulating layer thereon, an opposing second side with a second electrically insulating layer thereon, and a plurality of contacts on the first side; a plurality of conductive members comprising vias in the openings and the substrate, and a conductive material in physical contact with the contacts at least partially filling the vias; a plurality of first external contacts on the first electrically insulating layer and the conductive members configured for connecting a second component to the first side; and a plurality of second external contacts on the second electrically insulating layer and the conductive members configured for connecting a third component to the second side.
Claim 8
Dependent Claim
123 words
A semiconductor component comprising: a semiconductor die comprising a substrate having a first side with a first electrically insulating layer thereon, an opposing second side with a second electrically insulating layer thereon, and a plurality of contacts on the first side; a plurality of conductive members comprising vias in the openings and the substrate, and a conductive material in physical contact with the contacts at least partially filling the vias; a plurality of first external contacts on the first electrically insulating layer and the conductive members configured for connecting a second component to the first side; and a plurality of second external contacts on the second electrically insulating layer and the conductive members configured for connecting a third component to the second side.
Claim 9
Dependent Claim
20 words
The component of claim 6 wherein the contacts comprise bond pads in electrical communication with integrated circuits on the die.
Claim 10
Dependent Claim
23 words
The component of claim 6 wherein the first external contacts and the second external contacts have generally concave shapes with non-oxidizing layers thereon.
Claim 11
Dependent Claim
17 words
The component of claim 6 further comprising a plurality of third electrically insulating layer in the vias.
Claim 12
Dependent Claim
30 words
The component of claim 6 further comprising a plurality of conductors on the second side in electrical communication with the conductive members configured to redistribute a pattern of the contacts.
Claim 13
Dependent Claim
141 words
An interconnect for a semiconductor component comprising: a substrate having a first side and an opposing second side; a plurality of vias through the substrate; a plurality of conductive members in the vias having generally concave first terminal portions on the first side and generally concave second terminal portions on the second side; a plurality of first contacts on the first side comprising first non-oxidizing layers on the first terminal portions; a plurality of second contacts on the second side comprising second non-oxidizing layers on the second terminal portions; and a plurality of third contacts on the first side and the second side in electrical communication with the first contacts and the second contacts; the first contacts configured for mounting a first component to the first side and the second contacts configured for mounting a second component to the second side.
Claim 14
Dependent Claim
141 words
An interconnect for a semiconductor component comprising: a substrate having a first side and an opposing second side; a plurality of vias through the substrate; a plurality of conductive members in the vias having generally concave first terminal portions on the first side and generally concave second terminal portions on the second side; a plurality of first contacts on the first side comprising first non-oxidizing layers on the first terminal portions; a plurality of second contacts on the second side comprising second non-oxidizing layers on the second terminal portions; and a plurality of third contacts on the first side and the second side in electrical communication with the first contacts and the second contacts; the first contacts configured for mounting a first component to the first side and the second contacts configured for mounting a second component to the second side.
Claim 15
Dependent Claim
12 words
The interconnect of claim 11 wherein the third contacts comprise edge contacts.
References Cited (Backward Citations)
US5236551A
Cited
US5046239A
Cited
US5063177A
Cited
US5172050A
Cited
US5229647A
Cited
US5878485A
Cited
US5686317A
Cited
US5781022A
Cited
US5634267A
Cited
US5896036A
Cited
US5716218A
Cited
US5487999A
Cited
US5607818A
Cited
US5541525A
Cited
US5815000A
Cited
US5277787A
Cited
US5578526A
Cited
US5473120A
Cited
US5249450A
Cited
US5404044A
Cited
US5426072A
Cited
US5528080A
Cited
US5420520A
Cited
US5633122A
Cited
US5592736A
Cited
US5483741A
Cited
US5484647A
Cited
US5557844A
Cited
US5783865A
Cited
US5674785A
Cited
US6013948A
Cited
US6236115B1
Cited
US5876580A
Cited
US5936847A
Cited
US5929647A
Cited
US5783461A
Cited
US5801452A
Cited
US5796590A
Cited
US5952840A
Cited
US5834945A
Cited
US6362637B2
Cited
US5962921A
Cited
US5915977A
Cited
US5931685A
Cited
US6162997A
Cited
US6040702A
Cited
US6353328B2
Cited
US6114240A
Cited
US6294837B1
Cited
US6107109A
Cited
US6400172B1
Cited
US6620731B1
Cited
US6356098B1
Cited
US6451624B1
Cited
US6107119A
Cited
US6437591B1
Cited
US6417685B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-06-06 | 2008-12-06 | 2009-06-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-06-06 | 2012-12-06 | 2013-06-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-06-06 | 2016-12-06 | 2017-06-07 | $7700.00 | Window Closed / Lapsed |