US6803254B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wire bonding method for a semiconductor package
Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 2003-04-25
•
Granted: 2004-10-12
•
Expires: 2023-04-25
Abstract
Abstract A wire bonding method for electrically interconnecting stacked semiconductor chips is disclosed. A substrate (e.g., printed circuit board or metal leadframe) is provided. Metal circuit patterns are provided outside of a chip mounting region of the substrate, and metal transfer patterns are provided proximate to the chip mounting region. Stacked semiconductor are disposed in the chip mounting region. Conductive wires are bonded between respective pads of one stacked chip and respective transfer patterns, and other conductive wires are bonded between respective pads of the other stacked chip and the same respective transfer patterns, thereby electrically connecting respective pads of the two chips through a pair of bond wires and an intermediate transfer pattern. The transfer patterns are separate from circuit patterns of the substrate. At least one of the first and second chips is electrically connected to some of the circuit patterns for external connection.
Inventors
- 👤 Young Kuk Park
- 👤 Byung Joon Han
- 👤 Jae Dong Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 10:51
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W74/117; H10W72/00; H10W72/071; H10W90/00; H10W72/01; H10W72/0711; H10W72/07141; H10W72/073; H10W72/075; H10W72/07511; H10W72/07521; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5434; H10W72/547; H10W72/5473; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/931; H10W72/932; H10W90/20; H10W90/291; H10W90/701; H10W90/731; H10W90/732; H10W90/734; H10W90/751; H10W90/752; H10W90/754
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
219 words
A method comprising: providing a substrate having a chip mounting region, a plurality of electrically conductive circuit patterns proximate to said chip mounting region, and an electrically conductive first transfer pattern that is separate from the circuit patterns; stacking a first semiconductor chip and a second semiconductor chip one over the other in the chip mounting region, the first and second semiconductor chips each including a plurality of conductive pads, with the conductive pads of the first semiconductor chip being oriented in a same direction as the conductive pads of the second semiconductor chip; electrically connecting a first end of a metal first wire to one of the conductive pads of the first semiconductor chip and an opposite second end of the first wire to the first transfer pattern; electrically connecting a first end of a metal second wire to one of the conductive pads of the second semiconductor chip and an opposite second end of the second wire to the first transfer pattern, whereby the first and second semiconductor chips are electrically connected through the first transfer pattern; and electrically connecting a first end of a metal third wire to another one of the conductive pads of the first or second semiconductor chips and an opposite second end of the third wire to one of the circuit patterns.
Claim 2
Independent Claim
219 words
A method comprising: providing a substrate having a chip mounting region, a plurality of electrically conductive circuit patterns proximate to said chip mounting region, and an electrically conductive first transfer pattern that is separate from the circuit patterns; stacking a first semiconductor chip and a second semiconductor chip one over the other in the chip mounting region, the first and second semiconductor chips each including a plurality of conductive pads, with the conductive pads of the first semiconductor chip being oriented in a same direction as the conductive pads of the second semiconductor chip; electrically connecting a first end of a metal first wire to one of the conductive pads of the first semiconductor chip and an opposite second end of the first wire to the first transfer pattern; electrically connecting a first end of a metal second wire to one of the conductive pads of the second semiconductor chip and an opposite second end of the second wire to the first transfer pattern, whereby the first and second semiconductor chips are electrically connected through the first transfer pattern; and electrically connecting a first end of a metal third wire to another one of the conductive pads of the first or second semiconductor chips and an opposite second end of the third wire to one of the circuit patterns.
Claim 3
Dependent Claim
24 words
The method of claim 1 , wherein the first transfer pattern is laterally between the chip mounting region and some of the circuit patterns.
Claim 4
Dependent Claim
34 words
The method of claim 2 , wherein the substrate comprises an insulative layer overlaid by the circuit patterns and the first transfer pattern, and the first transfer pattern is a planar, rectangular metal pad.
Claim 5
Dependent Claim
29 words
The method of claim 3 , wherein the first transfer pattern is oriented lengthwise in a direction transverse to a lengthwise direction of adjacent ones of the circuit patterns.
Claim 6
Dependent Claim
34 words
The method of claim 3 , further comprising electrically connecting a first end of fourth metal wire to another of the conductive pads of the first or second semiconductor chips and the transfer pattern.
Claim 7
Dependent Claim
25 words
The method of claim 1 , wherein the substrate is selected from the group of a printed circuit board, a leadframe, and a circuit film.
Claim 8
Dependent Claim
33 words
The method of claim 1 , wherein the first transfer pattern is oriented lengthwise in a direction perpendicular to, or nearly perpendicular to, a lengthwise direction of adjacent ones of the circuit patterns.
Claim 9
Dependent Claim
34 words
The method of claim 1 , wherein the substrate comprises an insulative layer overlaid by the circuit patterns and the first transfer pattern and the first transfer pattern is a planar, rectangular metal pad.
Claim 10
Dependent Claim
35 words
The method of claim 1 , further comprising electrically connecting a first end of fourth metal wire to another of the conductive pads of the first or second semiconductor chips and the first transfer pattern.
Claim 11
Dependent Claim
41 words
The method of claim 1 , further comprising: encapsulating the stacked first and second semiconductor chips, the first transfer pattern, and the first and second wires in a plastic body, with the first transfer pattern being entirely within the plastic body.
Claim 12
Independent Claim
280 words
A method comprising: (1) providing a substrate with first and second semiconductor chips disposed in a chip mounting region of the substrate, with the first and second semiconductor chips being stacked one on the other so that conductive pads on the first semiconductor chip face in a same direction as conductive pads on the second semiconductor chip, a plurality of metal circuit patterns outward of the chip mounting region, and a plurality of metal transfer patterns, each said transfer pattern being laterally between the stacked first and second semiconductor chips and some of the circuit patterns without contacting any of said circuit patterns; (2) electrically connecting a first end of a metal wire to a respective one of the conductive pads of the first semiconductor chip and an opposite second end of the wire to a first one of the transfer patterns; (3) electrically connecting a first end of another metal wire to a respective one of the conductive pads of the second semiconductor chip and an opposite second end of the wire to the first one of the transfer patterns, whereby the first and second semiconductor chips are electrically connected through the transfer pattern; (4) repeating steps 2 and 3 for each of the plurality of metal transfer patterns; (5) electrically connecting a first end of another metal wire to the first semiconductor chip or the second semiconductor chip and an opposite second end of the metal wire to one of the circuit patterns; and (6) encapsulating the first and second semiconductor chips, the transfer patterns, and at least a portion of the substrate in a plastic body, each of the transfer patterns being entirely within the plastic body.
Claim 13
Independent Claim
280 words
A method comprising: (1) providing a substrate with first and second semiconductor chips disposed in a chip mounting region of the substrate, with the first and second semiconductor chips being stacked one on the other so that conductive pads on the first semiconductor chip face in a same direction as conductive pads on the second semiconductor chip, a plurality of metal circuit patterns outward of the chip mounting region, and a plurality of metal transfer patterns, each said transfer pattern being laterally between the stacked first and second semiconductor chips and some of the circuit patterns without contacting any of said circuit patterns; (2) electrically connecting a first end of a metal wire to a respective one of the conductive pads of the first semiconductor chip and an opposite second end of the wire to a first one of the transfer patterns; (3) electrically connecting a first end of another metal wire to a respective one of the conductive pads of the second semiconductor chip and an opposite second end of the wire to the first one of the transfer patterns, whereby the first and second semiconductor chips are electrically connected through the transfer pattern; (4) repeating steps 2 and 3 for each of the plurality of metal transfer patterns; (5) electrically connecting a first end of another metal wire to the first semiconductor chip or the second semiconductor chip and an opposite second end of the metal wire to one of the circuit patterns; and (6) encapsulating the first and second semiconductor chips, the transfer patterns, and at least a portion of the substrate in a plastic body, each of the transfer patterns being entirely within the plastic body.
Claim 14
Dependent Claim
36 words
The method of claim 11 , wherein the substrate is a metal leadframe, and the circuit patterns are metal leads of the leadframe, with a portion of each said lead extending outward of the plastic body.
Claim 15
Dependent Claim
74 words
The method of claim 11 , wherein the substrate comprises an insulative layer overlaid by the circuit patterns and the transfer patterns, and further comprising: electrically connecting at least one of the first and second semiconductor chips to a plurality of the circuit patterns, with each of those circuit patterns being electrically connected through the substrate to respective ones of plural metal terminals disposed on a surface of the substrate opposite the plastic body.
Claim 16
Dependent Claim
15 words
The method of claim 11 , wherein said transfer patterns each have a rectangular shape.
Claim 17
Dependent Claim
38 words
The method of claim 13 , wherein the first semiconductor chip is between the second semiconductor chip and the substrate, and the second semiconductor chip is disposed within plural rows of conductive pads of the first semiconductor chip.
Claim 18
Dependent Claim
19 words
The method of claim 15 , wherein only the first semiconductor chip is electrically connected to the circuit patterns.
Claim 19
Independent Claim
158 words
A method comprising: providing a substrate comprising an insulative layer overlaid by a plurality of metal circuit patterns and a metal first transfer pattern, the first transfer pattern being electrically isolated from the circuit patterns; coupling a first semiconductor chip to the substrate and electrically coupling the first semiconductor chip to some of the circuit patterns; stacking a second semiconductor chip on the first semiconductor chip so that conductive pads of the second semiconductor chip face in a same direction as conductive pads of the first semiconductor chip; electrically connecting a first end of a metal wire to the first semiconductor chip and an opposite second end of the wire to the first transfer pattern; and electrically connecting a first end of another metal wire to the second semiconductor chip and an opposite second end of the wire to the first transfer pattern, whereby the first and second semiconductor chips are electrically connected through the first transfer pattern.
Claim 20
Independent Claim
158 words
A method comprising: providing a substrate comprising an insulative layer overlaid by a plurality of metal circuit patterns and a metal first transfer pattern, the first transfer pattern being electrically isolated from the circuit patterns; coupling a first semiconductor chip to the substrate and electrically coupling the first semiconductor chip to some of the circuit patterns; stacking a second semiconductor chip on the first semiconductor chip so that conductive pads of the second semiconductor chip face in a same direction as conductive pads of the first semiconductor chip; electrically connecting a first end of a metal wire to the first semiconductor chip and an opposite second end of the wire to the first transfer pattern; and electrically connecting a first end of another metal wire to the second semiconductor chip and an opposite second end of the wire to the first transfer pattern, whereby the first and second semiconductor chips are electrically connected through the first transfer pattern.
Claim 21
Dependent Claim
27 words
The method of claim 17 , wherein the first transfer pattern is laterally between the stacked first and second semiconductor chips and some of the circuit patterns.
Claim 22
Dependent Claim
39 words
The method of claim 18 , further comprising electrically connecting a first end of another metal wire to one of the first or second semiconductor chips, and an opposite second end of the wire to the first transfer pattern.
Claim 23
Dependent Claim
39 words
The method of claim 17 , further comprising electrically connecting a first end of another metal wire to one of the first or second semiconductor chips, and an opposite second end of the wire to the first transfer pattern.
Claim 24
Dependent Claim
36 words
The method of claim 17 , wherein the second semiconductor chip is smaller in area than the first semiconductor chip and is entirely disposed within plural rows of the conductive pads of the first semiconductor chip.
Claim 25
Dependent Claim
44 words
The method of claim 17 , further comprising: encapsulating the stacked first and second semiconductor chips and the first transfer pattern, and at least a portion of the substrate in a plastic body, with the first transfer pattern being entirely within the plastic body.
References Cited (Backward Citations)
US3851221A
Cited
JPS54128274A
Cited
JPS5662351A
Cited
US4567643A
Cited
JPS60182731A
Cited
JPS6159862A
Cited
JPS61117858A
Cited
JPS62119952A
Cited
JPS62126661A
Cited
JPS62142341A
Cited
US4730232A
Cited
US4763188A
Cited
JPS63128736A
Cited
JPS63211663A
Cited
JPS63244654A
Cited
US4982265A
Cited
US5587341A
Cited
US5138438A
Cited
JPS641269A
Cited
JPS6428856A
Cited
JPS6471162A
Cited
JPH0199248A
Cited
US5040052A
Cited
US5198888A
Cited
US5334875A
Cited
US5025306A
Cited
US5124783A
Cited
US4996587A
Cited
US5273938A
Cited
US5012323A
Cited
JPH03169062A
Cited
US5165067A
Cited
US5463253A
Cited
JPH0428260A
Cited
JPH0456262A
Cited
JPH0496358A
Cited
JPH04116859A
Cited
US5140404A
Cited
US5347429A
Cited
US5715147A
Cited
JPH05283601A
Cited
EP0503201A2
Cited
US5229647A
Cited
US5168368A
Cited
JPH04368167A
Cited
JPH04368154A
Cited
JPH0513665A
Cited
JPH0575015A
Cited
US5614766A
Cited
JPH05109975A
Cited
JPH05136323A
Cited
US5569625A
Cited
US5422435A
Cited
US5495398A
Cited
US5502289A
Cited
US5426563A
Cited
US5462624A
Cited
US5473196A
Cited
USRE36613E
Cited
US5291061A
Cited
US5432729A
Cited
US5323060A
Cited
US5581498A
Cited
US5637536A
Cited
US5637912A
Cited
US5498901A
Cited
US5495394A
Cited
US5798014A
Cited
US5783870A
Cited
US5514907A
Cited
US5885849A
Cited
US5793108A
Cited
US5682062A
Cited
US6005778A
Cited
US5872025A
Cited
US5886412A
Cited
US5721452A
Cited
US5963794A
Cited
US6051886A
Cited
US5861666A
Cited
US5739581A
Cited
US6235554B1
Cited
US5689135A
Cited
US5917242A
Cited
US6080264A
Cited
US6214641B1
Cited
JP3169062B2
Cited
US5973403A
Cited
US5696031A
Cited
US6072243A
Cited
US6133637A
Cited
US6232561B1
Cited
US6057598A
Cited
JPH10256470A
Cited
US5815372A
Cited
US5952611A
Cited
US6340842B1
Cited
US6184463B1
Cited
US6316838B1
Cited
US6161753A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-10-12 | 2008-04-12 | 2008-10-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-10-12 | 2012-04-12 | 2012-10-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-10-12 | 2016-04-12 | 2016-10-12 | $7700.00 | Window Closed / Lapsed |