US5588152A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Advanced parallel processor including advanced support hardware
Assignee: International Business Machines Corp
•
Filing: 1995-08-25
•
Granted: 1996-12-24
•
Expires: 2015-08-25
Abstract
Abstract A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processors on a single chip have their own associated processing element, significant memory, and I/O and are interconnected with a hypercube based, but modified, topology. These nodes are then interconnected, either by a hypercube, modified hypercube, or ring, or ring within ring network topology. Conventional microprocessor MMPs consume pins and time going to memory. The new architecture merges processor and memory with multiple PMEs (eight 16 bit processors with 32K and I/O) in DRAM and has no memory access delays and uses all the pins for networking. The chip can be a single node of a fine-grained parallel processor. Each chip will have eight 16 bit processors, each processor providing 5 MIPs performance. I/O has three internal ports and one external port shared by the plural processors on the chip. Significant software flexibility is provided to enable quick implementation of existing programs written in common languages. It is a developable and expandable technology without need to develop new pinouts, new software, or new utilities as chip density increases and new hardware is provided for a chip function. The scalable chip PME has internal and external connections for broadcast and asynchronous SIMD. MIMD and SIMIMD (SIMD/MIMD) with dynamic switching of modes. The chip can be used in systems which employ 32, 64 or 128,000 processors, and can be used for lower, intermediate and higher ranges. Local and global memory functions can all be provided by the chips themselves, and the system can connect to and support other global memories and DASD. The chip can be used as a microprocessor accelerator, in personal computer applications, as a vision or avionics computer system, or as workstation or supercomputer. There is program compatibility for the fully scalable system.
Inventors
- 👤 Michael C. Dapp
- 👤 Thomas N. Barker
- 👤 James W. Dieffenderfer
- 👤 Billy J. Knowles
- 👤 Donald M. Lesmeister
- 👤 Richard E. Nier
- 👤 David B. Rolfe
- 👤 Vincent J. Smoral
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:33
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3885; G06F9/3889; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17337; G06F15/17343; G06F15/17356; G06F15/17368; G06F15/17381; G06F15/76; G06F15/80; G06F15/8007; G06F15/8015; G06F15/803; G06F7/00; G06F7/38; G06F7/48; G06F7/483; G06F9/30003; G06F9/30007; G06F9/30036; G06F9/30145; G06F9/3016; G06F9/30167; G06F9/3017; G06F9/30181; G06F9/30189; G06F9/3802; G06F9/3824; G06F9/3834; G06F9/3836; G06F9/3838; G06F9/3851; G06F9/3887; G06F9/38873; G06F9/3891; F; F02; F02B; F02B75/00; F02B75/02; F02B2075/022; F02B2075/027
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
90 words
A computer system, comprising: a plurality of processor-memory elements (PME's), each processor-memory element (PME) containing a processor, a memory, and a multi-bit parallel data path therebetween; a plurality of nodes interconnected as a multi-dimensional network cluster, each node containing a plurality of processor-memory elements (PME's); and a cluster controller for said plurality of nodes; wherein each processor-memory element (PME) of a node has a plurality of communication paths to processor-memory elements (PME's) within the node and at least one communication path to a processor-memory element (PME) external to the node.
Claim 2
Dependent Claim
90 words
A computer system, comprising: a plurality of processor-memory elements (PME's), each processor-memory element (PME) containing a processor, a memory, and a multi-bit parallel data path therebetween; a plurality of nodes interconnected as a multi-dimensional network cluster, each node containing a plurality of processor-memory elements (PME's); and a cluster controller for said plurality of nodes; wherein each processor-memory element (PME) of a node has a plurality of communication paths to processor-memory elements (PME's) within the node and at least one communication path to a processor-memory element (PME) external to the node.
Claim 3
Dependent Claim
25 words
A computer system according to claim 1 wherein said array director has overall control of a cluster providing cluster control for an array of nodes.
Claim 4
Dependent Claim
44 words
A computer system according to claim 1 wherein said computer system is provided with a plurality of clusters and said array director has overall control of the clusters providing cluster control for an array of nodes, and cluster synchronization for an array of clusters.
Claim 5
Dependent Claim
68 words
A computer system according to claim 1 wherein said computer system is provided with a plurality of clusters and said array director has overall control of the clusters providing cluster control for an array of nodes, and cluster synchronization for an array of clusters, and an I/O zipper connected between nodes of said processing array for data transfer with said processing array along the edges of selected clusters.
Claim 6
Dependent Claim
61 words
A computer system according to claim 1 wherein said computer system is provided with a plurality of clusters and said array director has overall control of the clusters providing cluster control for an 8×8 array of clusters, and an I/O zipper connected between nodes of said processing array for data transfer with said processing array along the edges of selected clusters.
Claim 7
Dependent Claim
32 words
A computer system according to claim 1 wherein a node includes multiple processor-memory elements (PME's) of an parallel array processor, incorporating a plurality of identical processor-memory elements (PME's) in an array cluster.
Claim 8
Dependent Claim
33 words
A computer system according to claim 1 wherein a node includes multiple processor-memory elements (PME's) of an parallel array processor incorporating array clusters in a parallel array computer system having said array director.
Claim 9
Dependent Claim
51 words
A computer system according to claim 1 wherein a node includes multiple processor-memory elements (PME's) of an parallel array processor incorporating array clusters in a parallel array computer system having said array director for controlling clusters, and said application processor interface providing a test/debug unit for design, debug, and monitoring functions.
Claim 10
Dependent Claim
50 words
A computer system according to claim 1 wherein a node forms part of a cluster, each node having a set of multiple processor-memory elements (PME's), and wherein a complete set of processor memory-elements (PME's) may be divided into distinct subsets under control of said array director to interleave between subsets.
Claim 11
Dependent Claim
72 words
A computer system according to claim 1 wherein a node forms part of a cluster, each node having a set of multiple processor-memory elements (PME's), and wherein a complete set of processor-memory elements (PME's) may be divided into distinct subsets under control of said array director to interleave between subsets, the sequence of the interleave process and the amount of control exercised over each subset being program controlled by said array director.
Claim 12
Dependent Claim
73 words
A computer system according to claim 1 wherein a node forms part of a cluster, each node having a set of multiple processor-memory elements (PME's), and wherein a complete set of processor-memory elements (PME's) may be divided into distinct subsets under control of said array director to interleave between subsets to operate distinct subsets of the array in one mode while other sets operate in tightly synchronized SIMD mode under array director control.
Claim 13
Dependent Claim
56 words
A computer system according to claim 1 wherein a node broadcast and control interface provides a parallel input interface and also provides two serial port interfaces for each processor-memory element (PME) to output a limited amount of status information for signaling said array director when the processor-memory element (PME) has data that needs to be read.
Claim 14
Dependent Claim
56 words
A computer system according to claim 1 wherein a node broadcast and control interface provides a parallel input interface and also provides two serial port interfaces for each processor-memory element (PME) to output activity status information such that test and monitor displays illustrates the status of the entire system of which a node forms a part.
Claim 15
Dependent Claim
57 words
A computer system according to claim 1 wherein a node broadcast and control interface provides a parallel input interface and also provides two serial port interfaces providing a serial port for an array director to input control data so as to direct the port to particular processor memory elements (PME's) and node internal registers and access points.
Claim 16
Dependent Claim
44 words
A computer system according to claim 1 wherein a node broadcast and control interface is coupled to a node controller coupled though a set of nodes with a serial scan loop for acquiring information on individual nodes or processor-memory elements (PME's) within a node.
Claim 17
Dependent Claim
21 words
A computer system according to claim 1 wherein said array director includes I/O means for breaking a connection to a node.
References Cited (Backward Citations)
US3537074A
Cited
US3544973A
Cited
US4942516A
Cited
US3970993A
Cited
US4107773A
Cited
US4101960A
Cited
US4270170A
Cited
US4380046A
Cited
US4412303A
Cited
US4314349A
Cited
US4338675A
Cited
US4435758A
Cited
US4467422A
Cited
US5006978A
Cited
US4956772A
Cited
US4394726A
Cited
US4468727A
Cited
US4622650A
Cited
US4498133A
Cited
US4523273A
Cited
US4825359A
Cited
US4809159A
Cited
US4739474A
Cited
EP0132926B1
Cited
US5146608A
Cited
US5212773A
Cited
US5008815A
Cited
US4598400A
Cited
US4621339A
Cited
US4604695A
Cited
US4905143A
Cited
US4855903A
Cited
US4901224A
Cited
US5113523A
Cited
US4805091A
Cited
US4967340A
Cited
US5045995A
Cited
EP0208497B1
Cited
US5047917A
Cited
US4706191A
Cited
US4739476A
Cited
US4763321A
Cited
US5016163A
Cited
US4720780A
Cited
US4922408A
Cited
US5021945A
Cited
US4847755A
Cited
US4907148A
Cited
US4736291A
Cited
US4916657A
Cited
US4835729A
Cited
US4831519A
Cited
US4852048A
Cited
US4783782A
Cited
US4748585A
Cited
US4925311A
Cited
US5297260A
Cited
US4783738A
Cited
US4814980A
Cited
US4809169A
Cited
US4780873A
Cited
US4809347A
Cited
US4849882A
Cited
US5038386A
Cited
US4910665A
Cited
US4860201A
Cited
US5170484A
Cited
US4985832A
Cited
US5230079A
Cited
US4975834A
Cited
US4841476A
Cited
US5010477A
Cited
US4992933A
Cited
US5165023A
Cited
US4891787A
Cited
US4873626A
Cited
US4903260A
Cited
US4858110A
Cited
US4964032A
Cited
US4933846A
Cited
US4933895A
Cited
US5170482A
Cited
US5008882A
Cited
US4958273A
Cited
US4916652A
Cited
US4942517A
Cited
US4943912A
Cited
US4872133A
Cited
US4896265A
Cited
US4992926A
Cited
US5121498A
Cited
US5038282A
Cited
US5056000A
Cited
US5005120A
Cited
GB2223867A
Cited
US4920484A
Cited
US5041971A
Cited
US5189665A
Cited
US5020059A
Cited
US5181017A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-24 | 2000-06-24 | 2000-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-24 | 2004-06-24 | 2004-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-24 | 2008-06-24 | 2008-12-24 | $7700.00 | Window Closed / Lapsed |