US6004854A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming CMOS integrated circuitry
Assignee: Round Rock Research LLC
•
Filing: 1998-06-15
•
Granted: 1999-12-21
•
Expires: 2018-06-15
Abstract
Abstract A method of forming CMOS integrated circuitry includes, a) providing a series of gate lines over a semiconductor substrate, a first gate line being positioned relative to an area of the substrate for formation of an NMOS transistor, a second gate line being positioned relative to an area of the substrate for formation of a PMOS transistor; b) masking the second gate line and the PMOS substrate area while conducting a p-type halo ion implant into the NMOS substrate area adjacent the first gate line, the p-type halo ion implant being conducted at a first energy level to provide a p-type first impurity concentration at a first depth within the NMOS substrate area; and c) in a common step, blanket ion implanting phosphorus into both the NMOS substrate area and the PMOS substrate area adjacent the first and the second gate lines to form both NMOS LDD regions and PMOS n-type halo regions, respectively, the phosphorus implant being conducted at a second energy level to provide an n-type second impurity concentration at a second depth within both the PMOS substrate area and the NMOS substrate area, the first energy level and the first depth being greater than the second energy level and the second depth, respectively. Methods of forming memory and other CMOS integrated circuitry are also disclosed involving optimization of different NMOS transistors.
Inventors
- 👤 Charles H. Dennison
- 👤 Mark Helm
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 07:37
CPC Classifications
H; H10; H10B; H10B99/00; H10B99/22; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/856; H10D84/8311; H10D84/8312; H10D84/83138
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
121 words
A method of forming a CMOS structure, comprising: forming NMOS halo regions, NMOS LDD regions and NMOS source/drain regions; forming PMOS halo regions and PMOS source/drain regions; forming memory array transistor source/drain regions; at least one blanket doping step to form at least one of the NMOS regions, at least one of the PMOS regions, and the memory array source/drain regions; wherein neither of the NMOS, PMOS or memory array source/drain regions is masked during said at least one blanket doping step; and no more than three masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 2
Independent Claim
121 words
A method of forming a CMOS structure, comprising: forming NMOS halo regions, NMOS LDD regions and NMOS source/drain regions; forming PMOS halo regions and PMOS source/drain regions; forming memory array transistor source/drain regions; at least one blanket doping step to form at least one of the NMOS regions, at least one of the PMOS regions, and the memory array source/drain regions; wherein neither of the NMOS, PMOS or memory array source/drain regions is masked during said at least one blanket doping step; and no more than three masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 3
Dependent Claim
44 words
The method of claim 1 comprising no more than two masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 4
Independent Claim
123 words
A method of forming a CMOS structure, comprising: forming NMOS halo regions, NMOS LDD regions and NMOS source/drain regions; forming PMOS halo regions and PMOS source/drain regions; forming memory array transistor source/drain regions; at least one blanket doping step to form at least one of the NMOS regions, at least one of the PMOS regions, and the memory array source/drain regions; wherein neither of the NMOS, PMOS or memory array source/drain regions is masked with photoresist during said at least one blanket doping step; and no more than three masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 5
Independent Claim
123 words
A method of forming a CMOS structure, comprising: forming NMOS halo regions, NMOS LDD regions and NMOS source/drain regions; forming PMOS halo regions and PMOS source/drain regions; forming memory array transistor source/drain regions; at least one blanket doping step to form at least one of the NMOS regions, at least one of the PMOS regions, and the memory array source/drain regions; wherein neither of the NMOS, PMOS or memory array source/drain regions is masked with photoresist during said at least one blanket doping step; and no more than three masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 6
Dependent Claim
44 words
The method of claim 3 comprising no more than two masking layer provision steps to collectively form the NMOS halo regions, the NMOS LDD regions, the NMOS source/drain regions, the PMOS halo regions, the PMOS source/drain regions, and the memory array transistor source/drain regions.
Claim 7
Dependent Claim
16 words
The method of claim 1 where the masking layer provision steps comprise forming photoresist masking layers.
Claim 8
Dependent Claim
16 words
The method of claim 3 where the masking layer provision steps comprise forming photoresist masking layers.
References Cited (Backward Citations)
US4342149A
Cited
US5141890A
Cited
US4474624A
Cited
US4530150A
Cited
JPS62160754A
Cited
US4950617A
Cited
US4745083A
Cited
US4764477A
Cited
US4933994A
Cited
US5024960A
Cited
US4753898A
Cited
US4771014A
Cited
US4968639A
Cited
US4997782A
Cited
US5015595A
Cited
US4876213A
Cited
US5036019A
Cited
US5170232A
Cited
US5365110A
Cited
US5286665A
Cited
US5106768A
Cited
US5217910A
Cited
US5166087A
Cited
US5422506A
Cited
US5385857A
Cited
US5424571A
Cited
US5532176A
Cited
US5340756A
Cited
US5449937A
Cited
US5500379A
Cited
US5395787A
Cited
US5554869A
Cited
US5413945A
Cited
US5405791A
Cited
US5534449A
Cited
US5683927A
Cited
US5747855A
Cited
US5776806A
Cited
US5736440A
Cited
US5670397A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-20 | 2003-06-21 | 2003-12-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-20 | 2007-06-21 | 2007-12-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-20 | 2011-06-21 | 2011-12-21 | $7700.00 | Window Closed / Lapsed |