US5805873A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase linking of output clock with master clock in memory architecture
Assignee: Renesas Electronics America Inc
•
Filing: 1996-05-20
•
Granted: 1998-09-08
•
Expires: 2016-05-20
Abstract
Abstract An independent and cooperative memory architecture is provided which includes a plurality of multi-line channels each capable of carrying either data or address information to a plurality of independent memory clusters. The memory architecture includes a slave port for shifting the burden of scheduling and synchronization from a master device to a memory device. By coupling the master device's clock signal to a counter and to an enabler coupled to a FIFO, the slave port makes it possible for the master device to request data from the memory device and to begin clocking out the requested data from the slave port after a fixed number of clock cycles of the master device's clock. The slave port guarantees that data from the memory device is available to the master device following an output access time of the memory device.
Inventors
- 👤 Richard Stephen Roy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:38
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1006; G11C5/00; G11C5/06; G11C5/066; G11C7/1015; G11C7/1045
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
89 words
An interface port operable with a master device having a master clock for providing a master clock signal and operable with a memory configured to receive the master clock signal, the interface port comprising: a delay device configured to receive the master clock signal; and a buffer coupled to the delay device for receiving a delayed master clock signal, the buffer for coupling to the memory for receiving a data signal and a clock signal from the memory, the buffer for coupling the data signal to the master device.
Claim 2
Dependent Claim
89 words
An interface port operable with a master device having a master clock for providing a master clock signal and operable with a memory configured to receive the master clock signal, the interface port comprising: a delay device configured to receive the master clock signal; and a buffer coupled to the delay device for receiving a delayed master clock signal, the buffer for coupling to the memory for receiving a data signal and a clock signal from the memory, the buffer for coupling the data signal to the master device.
Claim 3
Dependent Claim
35 words
The interface port of claim 1, wherein the delay device comprises an enabler configured to receive the master clock signal, a counter coupled to the enabler for counting clock cycles of the master clock signal.
Claim 4
Dependent Claim
13 words
The interface port of claim 2, wherein the buffer is a first-in-first-out memory.
Claim 5
Dependent Claim
36 words
The interface port of claim 3, wherein the first-in-first-out memory includes an output with pass gates, wherein the first-in-first-out memory and the pass gates are enabled by the enabler for coupling data to the master device.
Claim 6
Dependent Claim
43 words
The interface port of claim 2, wherein the counter is programmable for counting a number of cycles of the master clock signal for enabling the enabler thereafter, such that the counter enables the enabler following a longest possible access time of the memory.
Claim 7
Dependent Claim
43 words
The interface port of claim 2, wherein the counter is hardwired for counting a number of cycles of the master clock signal for enabling the enabler thereafter, such that the counter enables the enabler following a longest possible access time of the memory.
Claim 8
Dependent Claim
21 words
The interface port of claim 1, wherein the clock signal from memory is a delayed version of the master clock signal.
Claim 9
Dependent Claim
110 words
A memory device operable with a master device having a master clock for providing a master clock signal, the memory device comprising: a first memory configured to receive the master clock signal; an enabler configured to receive the master clock signal; a counter configured to receive the master clock signal for counting clock cycles of the master clock and coupled to the enabler; and a buffer coupled to the enabler for receiving from the enabler a delayed clock signal, the buffer coupled to the first memory for receiving a data signal and a clock signal from the first memory, the buffer for coupling the data signal to the master device.
Claim 10
Dependent Claim
110 words
A memory device operable with a master device having a master clock for providing a master clock signal, the memory device comprising: a first memory configured to receive the master clock signal; an enabler configured to receive the master clock signal; a counter configured to receive the master clock signal for counting clock cycles of the master clock and coupled to the enabler; and a buffer coupled to the enabler for receiving from the enabler a delayed clock signal, the buffer coupled to the first memory for receiving a data signal and a clock signal from the first memory, the buffer for coupling the data signal to the master device.
Claim 11
Dependent Claim
30 words
The memory device of claim 8, further comprising a second memory configured to receive the master clock signal, and coupled to the enabler, to the counter, and to the buffer.
Claim 12
Dependent Claim
118 words
An interface port operable with a master device having a master clock for providing a master clock signal and operable with a memory configured to receive the master clock signal, the interface port comprising: a slave port comprising, a slave enabler configured to receive the master clock signal, a slave counter configured to receive the master clock signal for counting clock cycles of the master clock and coupled to the slave enabler, and a buffer coupled to the slave enabler for receiving a first delayed master clock signal, the buffer for coupling to the memory for receiving a data signal and a clock signal from the memory, the buffer for coupling the data signal to the master device.
Claim 13
Dependent Claim
118 words
An interface port operable with a master device having a master clock for providing a master clock signal and operable with a memory configured to receive the master clock signal, the interface port comprising: a slave port comprising, a slave enabler configured to receive the master clock signal, a slave counter configured to receive the master clock signal for counting clock cycles of the master clock and coupled to the slave enabler, and a buffer coupled to the slave enabler for receiving a first delayed master clock signal, the buffer for coupling to the memory for receiving a data signal and a clock signal from the memory, the buffer for coupling the data signal to the master device.
Claim 14
Dependent Claim
48 words
The interface port of claim 10, further comprising a master port comprising, a master enabler configured to receive the master clock signal, and a master counter configured to receive the master clock signal for counting clock cycles of the master clock signal and coupled to the master enabler.
Claim 15
Dependent Claim
33 words
The interface port of claim 11, further comprising a buffer coupled to the master enabler for receiving a second delayed master clock signal, the buffer for storing the data signal from the memory.
Claim 16
Dependent Claim
101 words
A process for accessing a memory, the process comprising the steps of: transmitting a master clock signal to a first memory unit; storing with a first delayed master clock signal a data signal from the first memory unit in a buffer; transmitting the master clock signal to an enabler; counting a number of clock cycles of the master clock signal; enabling the enabler after the counting step; generating a second delayed master clock signal; and after generating a second delayed master clock signal, sending the data signal to the master device with the second delayed master clock signal from the enabler.
Claim 17
Dependent Claim
101 words
A process for accessing a memory, the process comprising the steps of: transmitting a master clock signal to a first memory unit; storing with a first delayed master clock signal a data signal from the first memory unit in a buffer; transmitting the master clock signal to an enabler; counting a number of clock cycles of the master clock signal; enabling the enabler after the counting step; generating a second delayed master clock signal; and after generating a second delayed master clock signal, sending the data signal to the master device with the second delayed master clock signal from the enabler.
Claim 18
Dependent Claim
102 words
The process of claim 13, further comprising the steps of: transmitting the master clock signal to a second memory unit; storing with a third delayed master clock signal data from the second memory unit in a buffer; transmitting the master clock signal to the enabler; repeating the step of counting the number of clock cycles of the master clock signal; enabling the enabler after repeating the counting step; providing with the enabler a fourth delayed master clock signal; and after providing a fourth delayed master clock signal, sending the data signal to the master device with the fourth delayed master clock signal.
Claim 19
Dependent Claim
12 words
The process of claim 13, wherein the buffer is a first-in-first-out memory.
Claim 20
Dependent Claim
41 words
The process of claim 13, wherein the number of clock cycles of the master clock signal multiplied by a period of the master clock signal is at least as great as a longest possible access time of the first memory unit.
Claim 21
Dependent Claim
103 words
A process for accessing information stored in a memory unit coupled between a master device, providing a master clock signal, and a buffer, an enabler coupled to the buffer for enabling transmission of information from the buffer, the process comprising the steps of: transmitting the master clock signal from the master device to the memory unit; after transmitting the master clock signal, transmitting information from the memory unit to the buffer; counting a number of cycles of the master clock signal; after the counting step, enabling the enabler; and after enabling the enabler, transmitting the information from the buffer to the master device.
Claim 22
Dependent Claim
103 words
A process for accessing information stored in a memory unit coupled between a master device, providing a master clock signal, and a buffer, an enabler coupled to the buffer for enabling transmission of information from the buffer, the process comprising the steps of: transmitting the master clock signal from the master device to the memory unit; after transmitting the master clock signal, transmitting information from the memory unit to the buffer; counting a number of cycles of the master clock signal; after the counting step, enabling the enabler; and after enabling the enabler, transmitting the information from the buffer to the master device.
Claim 23
Dependent Claim
42 words
The process of claim 17, wherein the step of counting a number of cycles comprises counting a sufficient number of cycles of the master clock signal, such that the enabling step occurs after the longest possible access time of the memory unit.
References Cited (Backward Citations)
US4161040A
Cited
US4272832A
Cited
US4290120A
Cited
US4361869A
Cited
JPS62180582A
Cited
US4697112A
Cited
US4833648A
Cited
US5081575A
Cited
US4843264A
Cited
US5299156A
Cited
US5099452A
Cited
US5481496A
Cited
US5036231A
Cited
US5452436A
Cited
US5261064A
Cited
US5499385A
Cited
US5408129A
Cited
US5319755A
Cited
US5473575A
Cited
US5513327A
Cited
US5243703A
Cited
US5388237A
Cited
US5282174A
Cited
US5432823A
Cited
US5355391A
Cited
US5390308A
Cited
US5254883A
Cited
US5542067A
Cited
US5485490A
Cited
US5325053A
Cited
US5357195A
Cited
US5268639A
Cited
US5337285A
Cited
US5440523A
Cited
US5422529A
Cited
US5434818A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-07 | 2002-03-09 | 2002-09-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-07 | 2006-03-09 | 2006-09-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-07 | 2010-03-09 | 2010-09-08 | $7700.00 | Window Closed / Lapsed |