Patent US5636176A successfully refreshed from Google Patents.
US5636176A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous DRAM responsive to first and second clock signals
Assignee: Texas Instruments Inc
•
Filing: 1994-12-22
•
Granted: 1997-06-03
•
Expires: 2014-12-22
Abstract
Abstract A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disabled. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).
Inventors
- 👤 Masashi Hashimoto
- 👤 Gene A. Frantz
- 👤 John V. Moravec
- 👤 Jean-Pierre Dolait
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:28
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/14; H04B7/15; G; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G09G5/391; G11; G11C; G11C7/00; G11C7/10; G11C7/1015; G11C7/103; G11C7/1036; G11C7/1072; G11C7/1075; H04B7/185; H04B7/18502
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
401 words
A synchronous dynamic random access memory device comprising: A. a single chip integrated circuit; B. a dynamic random access memory array formed on the chip, the array including plural array data leads carrying parallel data signals to and from the array and parallel array address leads carrying parallel address signals to the array, one data signal representing one data bit and one address signal representing one address bit, the array being organized in plural addressable locations with each location containing one data word of plural data bits and each location being randomly addressable by the address signals for writing and reading of one word of data bits from the array data leads to each addressed location; C. a first clock signal terminal formed on the chip for receiving a first clock signal formed of rising and falling edges regularly spaced in time, the first clock signal being continuous during operation of the device; D. a second clock signal terminal formed on the chip for receiving a second clock signal formed of rising and falling edges regularly spaced in time, the second clock signal being continuous during operation of the device; E. an address port formed on the chip, the address port including plural address terminals receiving parallel address signals from external the chip, the received address signals occurring in plural groups separated in time and being received while the first and second clock terminals receive the first and second continuous clock signals, the address terminals being coupled to the array address leads and the received address signals indicating an address of a random location in the array; F. plural data terminals formed on the chip for sending and receiving parallel data signals, each set of parallel data signals representing one data word; G. an input data port formed on the chip and coupling the plural data terminals with the array data leads, the input data port receiving the parallel data signals synchronous with the first continuous clock signal for writing the data signals in the array at the random location indicated by the received address signals; and H. an output data port formed on the chip and coupling the array data leads with the plural data terminals, the output data port sending the parallel data signals synchronous with the second continuous clock signal for reading the data signals from the array at the random location indicated by the received address signals.
Claim 2
Dependent Claim
401 words
A synchronous dynamic random access memory device comprising: A. a single chip integrated circuit; B. a dynamic random access memory array formed on the chip, the array including plural array data leads carrying parallel data signals to and from the array and parallel array address leads carrying parallel address signals to the array, one data signal representing one data bit and one address signal representing one address bit, the array being organized in plural addressable locations with each location containing one data word of plural data bits and each location being randomly addressable by the address signals for writing and reading of one word of data bits from the array data leads to each addressed location; C. a first clock signal terminal formed on the chip for receiving a first clock signal formed of rising and falling edges regularly spaced in time, the first clock signal being continuous during operation of the device; D. a second clock signal terminal formed on the chip for receiving a second clock signal formed of rising and falling edges regularly spaced in time, the second clock signal being continuous during operation of the device; E. an address port formed on the chip, the address port including plural address terminals receiving parallel address signals from external the chip, the received address signals occurring in plural groups separated in time and being received while the first and second clock terminals receive the first and second continuous clock signals, the address terminals being coupled to the array address leads and the received address signals indicating an address of a random location in the array; F. plural data terminals formed on the chip for sending and receiving parallel data signals, each set of parallel data signals representing one data word; G. an input data port formed on the chip and coupling the plural data terminals with the array data leads, the input data port receiving the parallel data signals synchronous with the first continuous clock signal for writing the data signals in the array at the random location indicated by the received address signals; and H. an output data port formed on the chip and coupling the array data leads with the plural data terminals, the output data port sending the parallel data signals synchronous with the second continuous clock signal for reading the data signals from the array at the random location indicated by the received address signals.
Claim 3
Dependent Claim
47 words
The memory device of claim 1 in which there are separate data terminals for data input and for data output, the input and output data ports are separate from one another, and the address port includes a separate write address port and a separate read address port.
Claim 4
Dependent Claim
18 words
The memory device of claim 1 in which the first clock signal terminal receives a write clock signal.
Claim 5
Dependent Claim
18 words
The memory device of claim 1 in which the second clock signal terminal receives a read clock signal.
Claim 6
Dependent Claim
22 words
The memory device of claim 1 in which the first clock signal occurs at the same rate as the second clock signal.
Claim 7
Dependent Claim
25 words
The memory device of claim 1 in which the first clock signal occurs at a rate different from the rate of the second clock signal.
Claim 8
Dependent Claim
13 words
The memory device of claim 1 in which there are eight data terminals.
Claim 9
Dependent Claim
21 words
The memory device of claim 1 in which there are four data input terminals and there are four data output terminals.
Claim 10
Dependent Claim
23 words
The memory device of claim 1 including at least one plural bit data register between the array data leads and the data terminals.
Claim 11
Dependent Claim
26 words
The memory device of claim 1 in which the input data port includes an input data register between the array data leads and the data terminals.
Claim 12
Dependent Claim
26 words
The memory device of claim 1 in which the output data port includes an output data register between the array data leads and the data terminals.
Claim 13
Dependent Claim
53 words
The memory device of claim 1 including at least one address buffer register connected between the address terminals and the array address leads, the at least one address buffer providing sequential addresses to the memory array starting from the address received from external the chip to provide serial access of the memory array.
Claim 14
Dependent Claim
44 words
The memory device of claim 1 in which there are eight address terminals and including plural eight bit address registers connected between the address terminals and the array address leads and each register storing one group of received address signals from external the chip.
Claim 15
Dependent Claim
13 words
The memory device of claim 1 in which there are eight address terminals.
Claim 16
Dependent Claim
17 words
The memory device of claim 1 in which the address terminals are different from the data terminals.
Claim 17
Dependent Claim
35 words
A microprocessor system including the memory device of claim 1 and a microprocessor connected to at least the address terminals of the memory device and supplying at least the plural groups of parallel address signals.
Claim 18
Dependent Claim
31 words
The microprocessor system of claim 16 in which the microprocessor includes a data bus of at least eight bits that connects to at least the address terminals of the memory device.
Claim 19
Dependent Claim
31 words
The microprocessor system of claim 16 in which the microprocessor includes a data bus of at least eight bits and at least one control bit that connects to the memory device.
Claim 20
Dependent Claim
335 words
A process of using a dynamic random access memory device comprising: A. carrying plural parallel array data signals on plural array data leads to and from an array of a dynamic random access memory formed on an integrated circuit chip including representing one data bit with one data signal; B. carrying parallel array address signals on parallel array address leads to the array including representing one address bit with one address signal; C. randomly addressing random locations in the array with the array address signals by addressing one data word of plural data bits; D. writing one word of data bits from the array data leads to each addressed random location; E. reading one word of data bits to the array data leads from each addressed random location; F. receiving a first continuous clock signal formed of rising and falling edges regularly spaced in time at a first clock signal terminal; G. receiving a second continuous clock signal formed of rising and falling edges regularly spaced in time at a second clock signal terminal; H. receiving parallel address signals at plural address terminals while the first and second clock terminals receive the first and second continuous clock signals, the received address signals occurring in plural groups separated in time; I. coupling the received address signals to the array address leads including indicating an address of a random location in the array with the received address signals; J. receiving and sending parallel data signals at plural data terminals including representing one data word with each set of parallel data signals; and K. coupling the plural data terminals with the array data leads including: i. receiving the parallel data signals synchronous with the first continuous clock signal for writing the data signals in the array at the random location indicated by the received address signals; and ii. sending the parallel data signals synchronous with the second continuous clock signal for reading the data signals from the array at the random location indicated by the received address signals.
Claim 21
Dependent Claim
335 words
A process of using a dynamic random access memory device comprising: A. carrying plural parallel array data signals on plural array data leads to and from an array of a dynamic random access memory formed on an integrated circuit chip including representing one data bit with one data signal; B. carrying parallel array address signals on parallel array address leads to the array including representing one address bit with one address signal; C. randomly addressing random locations in the array with the array address signals by addressing one data word of plural data bits; D. writing one word of data bits from the array data leads to each addressed random location; E. reading one word of data bits to the array data leads from each addressed random location; F. receiving a first continuous clock signal formed of rising and falling edges regularly spaced in time at a first clock signal terminal; G. receiving a second continuous clock signal formed of rising and falling edges regularly spaced in time at a second clock signal terminal; H. receiving parallel address signals at plural address terminals while the first and second clock terminals receive the first and second continuous clock signals, the received address signals occurring in plural groups separated in time; I. coupling the received address signals to the array address leads including indicating an address of a random location in the array with the received address signals; J. receiving and sending parallel data signals at plural data terminals including representing one data word with each set of parallel data signals; and K. coupling the plural data terminals with the array data leads including: i. receiving the parallel data signals synchronous with the first continuous clock signal for writing the data signals in the array at the random location indicated by the received address signals; and ii. sending the parallel data signals synchronous with the second continuous clock signal for reading the data signals from the array at the random location indicated by the received address signals.
Claim 22
Dependent Claim
17 words
The process of claim 19 including receiving the first and second clock signals at the same rate.
Claim 23
Dependent Claim
16 words
The process of claim 19 including receiving the first and second clock signals at different rates.
Claim 24
Dependent Claim
14 words
The process of claim 19 including receiving and sending eight data signals in parallel.
Claim 25
Dependent Claim
21 words
The process of claim 19 including receiving four data input signals in parallel and sending four data output signals in parallel.
Claim 26
Dependent Claim
21 words
The process of claim 19 including storing at least one data word between the array data leads and the data terminals.
Claim 27
Dependent Claim
22 words
The process of claim 19 including storing at least one input data word between the array data leads and the data terminals.
Claim 28
Dependent Claim
22 words
The process of claim 19 including storing at least one output data word between the array data leads and the data terminals.
Claim 29
Dependent Claim
45 words
The process of claim 19 including storing at least one group of received addresses between the address terminals and the array address leads, and providing sequential addresses to the memory array starting from the stored received address to provide serial access of the memory array.
Claim 30
Dependent Claim
22 words
The process of claim 19 including storing plural groups of received address registers between the address terminals and the array address leads.
Claim 31
Dependent Claim
12 words
The process of claim 19 including receiving eight address signals in parallel.
Claim 32
Dependent Claim
15 words
The process of claim 19 including receiving address signals and data signals at different terminals.
Claim 33
Dependent Claim
23 words
The process of claim 19 including supplying at least the plural groups of parallel address signals to the memory device from a microprocessor.
Claim 34
Dependent Claim
21 words
The process of claim 19 in which the supplying includes supplying plural groups of at least eight bit parallel address signals.
Claim 35
Dependent Claim
24 words
The process of claim 19 in which the supplying includes supplying address signals of at least eight bits and at least one control bit.
References Cited (Backward Citations)
US3740723A
Cited
US3771145A
Cited
US3771145B1
Cited
US3924241A
Cited
US3758761A
Cited
US3821715A
Cited
US3983537A
Cited
US3956737A
Cited
US3972028A
Cited
US3975714A
Cited
US3895360A
Cited
US3882470A
Cited
US4038648A
Cited
US3969706A
Cited
US3962689A
Cited
US4007452A
Cited
US4099231A
Cited
US4191996A
Cited
US4333142A
Cited
US4120048A
Cited
US4247817A
Cited
US4205373A
Cited
US4152781A
Cited
US4375084A
Cited
US4315308A
Cited
US4225947A
Cited
US4249247A
Cited
US4286321A
Cited
US4306298A
Cited
US4443864A
Cited
US4321695A
Cited
US4388696A
Cited
US4468738A
Cited
US4385350A
Cited
EP0162234A2
Cited
US4373183A
Cited
US4415994A
Cited
US4355376A
Cited
US4493060A
Cited
US4395765A
Cited
US4630193A
Cited
US4558377A
Cited
US4500905A
Cited
US4811202A
Cited
US4481625A
Cited
US4595923A
Cited
US4581721B1
Cited
US4581721A
Cited
US4488218A
Cited
US4470114A
Cited
US4449207A
Cited
US4435792A
Cited
US4519034A
Cited
JPS5956276A
Cited
US4509142A
Cited
US4770640A
Cited
US4567579A
Cited
US4649511A
Cited
US4549283A
Cited
US4646270A
Cited
US4633441A
Cited
EP0147268A2
Cited
US4608678A
Cited
US4745548A
Cited
US4654655A
Cited
US4608669A
Cited
US4649516A
Cited
US4664502A
Cited
US4618947A
Cited
US4618947B1
Cited
US4685089A
Cited
US4623990A
Cited
US4667313A
Cited
US4860198A
Cited
US4933835A
Cited
US4779089A
Cited
JPS62152050A
Cited
US4899316A
Cited
US4796224A
Cited
US4719627A
Cited
US4706166A
Cited
US4833651A
Cited
US4999814A
Cited
US4785394A
Cited
US4818985A
Cited
US4764846A
Cited
US4789960A
Cited
EP0276870A2
Cited
US4837682A
Cited
US4975763A
Cited
US5179670A
Cited
US5023488A
Cited
US5319755A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-06-02 | 2000-12-02 | 2001-06-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-06-02 | 2004-12-02 | 2005-06-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-06-02 | 2008-12-02 | 2009-06-03 | $7700.00 | Window Closed / Lapsed |