Self-interconnecting/self-repairable electronic systems on a slice

Claim 2

In a system including a plurality of subsystems and a respective plurality of automatic subsystem selection circuits operably associated therewith, the combination of at least one of said selection circuits comprising: a. input decoder means for decoding input signals in a first coded format into a second coded format; b. encoder means coupled to said input decoder means for altering the input signals coded in the second coded format and encoding such altered signals into the first coded format; c. selective output means adapted to receive input signals in the first coded format and being operably connected to said encoder Means for selectively transferring as output signals either input signals in the first coded format or altered signals in the first coded format to another one of said selection circuits; and d. logic means coupled to said selective output means and to a respective subsystem for selectively enabling or disabling said respective subsystem and for selectively causing said selective output means to transfer altered signals in the first coded format or input signals in the first coded format to said another one of said selection circuits.

Claim 3

In a system according to claim 1, wherein said logic means of said at least one selection circuit comprises: a. a fuse; b. fuse-blow logic means operably connected to said fuse for selectively open-circuiting said fuse in response to a command signal; and c. fuse logic gate means operably associated with said fuse and responsive to the state thereof for causing said selective output means to transfer input signals in the first coded format to said another one of said selection circuits and for disabling said respective subsystem when said fuse is in an open-circuit condition, and for causing said selective output means to transfer altered signals in the first coded format to said another one of said selection circuits and for providing for the selective enabling of said respective subsystem when said fuse is not in an open-circuit condition.

Claim 4

In a system according to claim 2, wherein the fuse logic gate means of said at least one selection circuit includes logic gate means responsive to input signals in the first coded format for selectively enabling or disabling said respective subsystem in accordance with such input signals in the first coded format when said fuse is not in an open-circuit condition.

Claim 5

In a system according to claim 1, wherein the input decoder means of said one least one selection circuit comprises a decoder section of a programmed logic array and the encoder means of said at least one selection circuit comprises an encoder section of a programmed logic array.

Claim 6

In a system according to claim 1, wherein the selective output means of said at least one selection circuit includes: a. code input means for transmitting input signals in the first coded format into said at least one selection circuit; b. code output means for transferring output signals to said another one of said selection circuits; c. a first plurality of AND-gates responsive to ssid logic means selectively coupling said code input means to said input decoder means and selectively coupling said encoder means to said code output means; and d. a second plurality of AND-gates responsive to said logic means selectively coupling said code input means to said code output means; herein e. said first plurality of AND-gates transfer input signals in said first coded format to said input decoder means and transmit altered signals in said first coded format to said code output means when said logic means is in a first logic state and said second plurality of AND-gates transfer input signals in said first coded format to said code output means when said logic means is in a second logic state to provide said output signals for said another one of said selection circuits.

Claim 7

In a system according to claim 1, wherein each selection circuit is identical to said at least one selection circuit.

Claim 8

In a system according to claim 1, further including a plurality of input and/or output conductors, and wherein said at least one selection circuit includes input/output selection means responsive to said input decoder means for coupling at least one of said plurality of input and/or output conductors to said respective subsystem wherein one or more of said plurality of input and/or output conductors are selectively electrically coupled to said respective subsystem by said input/output selection means in accordance with input signals in the second coded format provided by said input decoder means.

Claim 9

IN a system according to claim 7, wherein said input/output selection means includes: a. input/output encoder means coupled to said input decoder means for encoding input signals in the second coded format into selective enabling signals; and b. a plurality of AND-gates responsive to said enabling signals for selectively electrically coupling one or more of said input and/or output conductors to said respective subsystem in accordance with said enabling signals.

Claim 10

In a system according to claim 8, wherein the input decoder means of said at least one selection circuit comprises a decoder section of a programmed logic array, the encoder means of said at least one selection circuit comprises a first encoder section of said programmed logic array and the input/output encoder means of said at least one selection circuit comprises a second encoder section of said programmed logic array.

Claim 11

In a system according to claim 1, wherein said selection circuits and said subsystems include insulated-gate field effect transistors.

Claim 12

In a system according to claim 1, wherein said first coded format of said at least one selection circuit is binary code.

Claim 13

In a system according to claim 11, wherein said second coded format of said at least one selection circuit is one-logical-one per binary coded number decoded by said input decoder means.

Claim 14

In a system according to claim 11, wherein the encoder means of said at least one selection circuit encodes an altered signal in the first coded format in which said altered signal in the first coded format is equal to the input signal in the first coded format increased by a binary one.

Claim 15

In a system including a plurality of subsystems and a respective plurality of automatic subsystem selection circuits operably associated therewith, the combination wherein each of said selection circuits comprises: a. logic means for selectively enabling or disabling the respective subsystem; b. logic selection means coupled to said logic means for determining whether a subsystem is to be enabled or disabled from the state of said logic means and in response to predetermined desired system criteria, and for transmitting information indicative of the enabled or disabled state of the respective subsystem to another of said selection circuits; c. a plurality of input and/or output conductors for transmitting information into and/or out of the respective subsystem; and d. input/output selection means coupled to said logic means and to said logic selection means for selectively coupling the respective subsystem to one or more of said input and/or output conductors in accordance with the logic states of said logic means and said logic selection means.

Claim 16

In a system including a plurality of subsystems and a respective plurality of automatic subsystem selection circuits operably associated therewith, the combination wherein each of said selection circuits comprises: a. logic means for selectively enabling or disabling the respective subsystem; b. logic selection means coupled to said logic means for determining whether a subsystem is to be enabled or disabled from the state of said logic means and in response to predetermined desired system criteria, and for transmitting information indicative of the enabled or disabled state of the respective subsystem to another of said selection circuits; c. a plurality of input and/or output conductors for transmitting information into and/or out of the respective subsystem; and d. input/output selection means coupled to said logic means and to said logic selection means for selectively coupling the respective subsystem to one or more of said input and/or output conductors in accordance with the logic states of said logic means and said logic selection means.

Claim 17

In a system according to claim 14, wherein the logic means of each of said selection circuits comprises: a. a fuse; b. fuse-blow logic means operably connected to said fuse for selectively open-circuiting said fuse in response to a command signal; and c. fuse logic gate means operably associated with said fuse and responsive to the state thereof for disabling the respective subsystem when said fuse is in an open-circuit condition, and for providing for the selective enabling of said respective subsystem when said fuse is not in an open-circuit condition, and for transmitting a signal to said logic selection means indicative of the state of said fuse.

Claim 18

In a system according to claim 15, wherein the fuse logic gate means of each of said selection circuits includes logic gate means responsive to said predetermined desired system criteria for selectively enabling or disabling said respective subsystem in accordance with such predetermined desired system criteria when said fuse is not in an open-circuit condition.

Claim 19

In a system including a plurality of subsystems and a respective plurality of automatic subsystem selection circuits operably associated therewith, the combination of a plurality of input and/or output conductors operably asSociated with a respective subsystem, and at least one of said selection circuits; said at least one selection circuit comprising: a. input decoder means for decoding input signals in a first coded format into a second coded format; b. encoder means coupled to said input decoder means for altering the input signals coded in the second coded format and encoding such altered signals into the first coded format; c. selective output means adapted to receive input signals in the first coded format and being operably connected to said encoder means for selectively transferring as output signals either input signals in the first coded format or altered signals in the first coded format to another one of said selection circuits; d. logic means coupled to said selective output means and to a respective subsystem for selectively enabling or disabling said respective subsystem and for selectively causing said selective output means to transfer altered signals in the first coded format or input signals in the first coded format to said another one of said selection circuits; and e. input/output selection means coupled to said input decoder means for selectively coupling one or more of said plurality of input and/or output conductors to the respective subsystem in accordance with input signals in the second coded format provided by said input decoder means.

Claim 20

In a system including a plurality of subsystems and a respective plurality of automatic subsystem selection circuits operably associated therewith, the combination of a plurality of input and/or output conductors operably asSociated with a respective subsystem, and at least one of said selection circuits; said at least one selection circuit comprising: a. input decoder means for decoding input signals in a first coded format into a second coded format; b. encoder means coupled to said input decoder means for altering the input signals coded in the second coded format and encoding such altered signals into the first coded format; c. selective output means adapted to receive input signals in the first coded format and being operably connected to said encoder means for selectively transferring as output signals either input signals in the first coded format or altered signals in the first coded format to another one of said selection circuits; d. logic means coupled to said selective output means and to a respective subsystem for selectively enabling or disabling said respective subsystem and for selectively causing said selective output means to transfer altered signals in the first coded format or input signals in the first coded format to said another one of said selection circuits; and e. input/output selection means coupled to said input decoder means for selectively coupling one or more of said plurality of input and/or output conductors to the respective subsystem in accordance with input signals in the second coded format provided by said input decoder means.

Claim 21

The system of claim 17 including a package for containing said system.

Claim 22

In a system according to claim 17, wherein the input/output selection means of said at least one selection circuit includes: a. input/output encoder means coupled to said input decoder means for decoding input signals in the second coded format into selective enabling signals; and b. a plurality of logic gates responsive to said enabling signals for selectively coupling one or more of said input and/or output conductors to the respective subsystem in accordance with said enabling signals.

Claim 23

In a system according to claim 17, wherein said logic means of said at least one selection circuit comprises: a. a fuse; b. fuse-blow logic means operably connected to said fuse for selectively open-circuiting said fuse in response to a command signal; and c. fuse logic gate means operably associated with said fuse and responsive to the state thereof for causing said selective output means to transfer input signals in the first coded format to said another one of said selection circuits, and for disabling said respective subsystem when said fuse is in an open-circuit condition, and for causing said selective output means to transfer altered signals in the first coded format to said another one of said selection circuits and for providing for the selective enabling of said respective subsystem when said fuse is not in an open-circuit condition.

Claim 24

In a system according to claim 20 wherein the fuse logic gate means of said at least one selection circuit includes logic gate means responsive to input signals in the first coded format for selectively enabling or disabling said respective subsystem in accordance with such input signals in the first coded format when said fuse is not in an open-circuit condition.

Claim 25

In a system according to claim 20, wherein said fuse-blow logic means of said at least one selection circuit includes: a. fuse select means responsive to signals transmitted through said input and/or output conductors for determining whether said fuse is to be blown; an b. fuse-blow enable means for enabling the open-circuiting of said fuse when the fuse select means indicates that such fuse is to be blown.

Claim 26

In a system according to claim 17, wherein the selective output means of said at least one selection circuit includes: a. code input means for transmitting input signals in the first coded format into said at least one selection circuit; b. code output means for transferring output signals to said another one of said selection circuits; c. a first plurality of AND-gates responsive to said logic means selectively coupling said code input means to said input decoder means and selectively coupling said encoder means to said code output means; and d. a second plurality of AND-gates responsive to said logic means selectively coupling said code input means to said code output means; wherein e. said first plurality of AND-gates transfer input signals in said first coded format to said input decoder means and transmit altered signals in said first coded format to said code output means when said logic means is in a first logic state and said second plurality of AND-gates transfer input signals in said first coded format to said code output means when said logic means is in a second logic state to provide said output signals for said another one of said selection circuits.

Claim 27

In a system according to claim 17, wherein each selection circuit is identical to said at least one selection circuit.

Claim 28

A complex electronic system comprising: a. a plurality of integrated semiconductor subsystems positioned on a support substrate; b. a plurality of conductor members selectively positioned on said substrate; c. a respective plurality of enabling means, an enabling means being associated with each subsystem selectively positioned on said substrate for selectively electrically coupling said plurality of subsystems to said plurality of conductor members; and d. a respective plurality of automatic selection circuits, a selection circuit being associated with each subsystem for automatically selectively activating a predetermined number but less than all of said enabling means in response to predetermined desired system criteria, whereby said predetermined number of said subsystems are selectively electrically coupled to said plurality of conductor members to provide said system.

Claim 29

A complex electronic system comprising: a. a plurality of integrated semiconductor subsystems positioned on a support substrate; b. a plurality of conductor members selectively positioned on said substrate; c. a respective plurality of enabling means, an enabling means being associated with each subsystem selectively positioned on said substrate for selectively electrically coupling said plurality of subsystems to said plurality of conductor members; and d. a respective plurality of automatic selection circuits, a selection circuit being associated with each subsystem for automatically selectively activating a predetermined number but less than all of said enabling means in response to predetermined desired system criteria, whereby said predetermined number of said subsystems are selectively electrically coupled to said plurality of conductor members to provide said system.

Claim 30

A complex electronic system according to claim 25 wherein said subsystems are comprised of pluralities of different circuits for performing pluralities of signal functions.

Claim 31

A complex electronic system according to claim 25 wherein said subsystems, said conductor members, said enabling means and said selection circuits are respectively positioned on said substrate such that each of said subsystems has access to said plurality of conductor members.

Claim 32

A complex electronic system according to claim 27 wherein said substrate comprises a semiconductor slice and said system is a monolithic integrated semiconductor system.

Claim 33

A complex electronic system according to claim 25 wherein said enabling means are each comprised of a plurality of electronic switches coupled together for selectively electrically coupling a plurality of said conductor members to said subsystems simultaneously in response to enable signals provided by said predetermined number of said automatic selection circuits to provide said system.

Claim 34

The complex electronic system of claim 25 including a package for containing said system.

Claim 35

A complex electronic system according to claim 25 including means for operating said selection circuits to deactivate a malfunctioning subsystem and activate a spare subsystem to repair said system.

Claim 36

A complex electronic system according to claim 25 wherein each of said automatic selection circuits comprises: a. input decoder means for decoding input signals in a first coded format into a second coded format; b. encoder means coupled to said input decoder means for altering the input signals coded in the second coded format and encoding such altered signals into the first coded format; c. selective output means adapted to receive input signals in the first coded format and being operably connected to said encoder means for selectively transferring as output signals either input signals in the first coded format or altered signals in the first coded format to another one of said selection circuits; and d. logic means coupled to said selective output means and to a respective enabling means For selectively activating or deactivating said respective enabling means and selectively enabling or disabling a respective subsystem and for selectively causing said selective output means to transfer altered signals in the first coded format or input signals in the first coded format as output signals to said another one of said selection circuits.

Claim 37

A complex electronic system according to claim 32 wherein the logic means of each of said selection circuits comprises: a. a fuse; b. fuse-blow logic means operably connected to said fuse for selectively open-circuiting said fuse in response to a command signal; and c. fuse logic gate means operably associated with said fuse and responsive to the state thereof for causing said selective output means to transfer input signals in the first coded format to said another one of said selection circuits and for deactivating said respective enabling means and disabling said respective subsystem when said fuse is in an open-circuit condition, and causing said selective output means to transfer altered signals in the first coded format to said another one of said selection circuits and for providing for the selective activation of the respective enabling means and the selective enabling of the respective subsystem when said fuse is not in an open-circuit condition.

Claim 38

A complex electronic system according to claim 33 wherein the fuse logic gate means of each of said selection circuits includes logic gate means responsive to input signals in the first coded format for selectively activating the respective enabling means and enabling the respective subsystem, or deactivating the respective enabling means and disabling the respective subsystem in accordance with such input signals in the first coded format when said fuse is not in an open-circuit condition.

Claim 39

A complex electronic system according to claim 25 wherein each of said automatic selection circuits comprises: a. logic means for selectively activating a respective enabling means and a respective subsystem, or deactivating the respective enabling means and the respective subsystem; b. logic selection means coupled to said logic means for determining whether a subsystem and its respective enabling means is to be activated or deactivated from the state of said logic means and in response to predetermined desired system criteria, and for transmitting information indicative of the activated or deactivated state of the respective subsystem and its respective enabling means to another one of said selection circuits; and c. input/output selection means coupled to said logic means and to said logic selection means for selectively coupling the respective subsystem to one or more of said conductor members in accordance with the logic states of said logic means and said logic selection means.

Claim 40

A complex electronic system according to claim 25 wherein each of said automatic selection circuits comprises a. input decoder means for decoding input signals in a first coded format into a second coded format; b. encoder means coupled to said input decoder means for altering the input signals encoded in the second coded format and encoding such altered signals into the first coded format; c. selective output means adapted to receive input signals in the first coded format and being operably associated with said encoder means for selectively transferring as output signals either input signals in the first coded format or altered signals in the first coded format to another one of said selection circuits; d. logic means coupled to said selective output means and to a respective subsystem and a respective enabling means for selectively activating or deactivating said respective subsystem and respective enabling means and for selectively causing said selective output means to transfer altered signals in the first coded format or input signals in the first coded format to said another one of said selection circuits; and e. input/outPut selection means coupled to said input decoder means for selectively coupling one or more of said plurality of conductor members to the respective subsystem in accordance with input signals in the second coded format provided by said input decoder means.

Claim 41

A complex electronic system according to claim 36 wherein the input/output selection means of each of the selection circuits includes: a. input/output encoder means coupled to said input decoder means for decoding input signals in the second coded format into selective input and/or output conductor enabling signals; and b. a plurality of logic gates responsive to said enabling signals for selectively coupling one or more of said conductor members to the respective subsystem in accordance with said input and/or output conductor enabling signals.