US4630193A — Time multiplexed processor bus

Claim 1

Independent Claim 222 words

A synchronous data processing system comprising: N processor modules, each processor module including a processor and interface circuitry connected with the processor; at least one resource module available for access by the processor modules; a signal global microprocessor bus system commonly shared by the resource module and each of the processor modules, the resource module and the interface circuitry of each of the processor modules being connected in parallel to the bus system to enable communication among the processor modules and between the processor modules and the resource module; and system timing means connected with the bus system for dividing a predetermined bus cycle time period into N equal time slices, each processor module being granted access to the global bus for a single time slice during each bus cycle time period; the interface circuitry of each processor module being configured to permit each processor to execute data received from a resource module directly as an instruction and being configured to enable each processor module to communicate information in signle word messages during the processor module's respective time slice so that the length of communication among any two of the processor modules and between any processor module and the resource module does not inhibit access by any other processor module to the resource module and to either of said two processor modules.

Claim 2

Dependent Claim 222 words

A synchronous data processing system comprising: N processor modules, each processor module including a processor and interface circuitry connected with the processor; at least one resource module available for access by the processor modules; a signal global microprocessor bus system commonly shared by the resource module and each of the processor modules, the resource module and the interface circuitry of each of the processor modules being connected in parallel to the bus system to enable communication among the processor modules and between the processor modules and the resource module; and system timing means connected with the bus system for dividing a predetermined bus cycle time period into N equal time slices, each processor module being granted access to the global bus for a single time slice during each bus cycle time period; the interface circuitry of each processor module being configured to permit each processor to execute data received from a resource module directly as an instruction and being configured to enable each processor module to communicate information in signle word messages during the processor module's respective time slice so that the length of communication among any two of the processor modules and between any processor module and the resource module does not inhibit access by any other processor module to the resource module and to either of said two processor modules.

Claim 3

Dependent Claim 61 words

The data processing system as recited in claim 1 wherein the processor modules are each assigned a module number running sequentially from 0 to N-1, and the time slices are each assigned a number running sequentially from 0 to N-1, each processor module being granted access to the global bus during the numbered time slice which corresponds to its module number.

Claim 4

Dependent Claim 76 words

The data processing system as recited in claim 2 wherein: the system timing means includes a counter for generating consecutive repeating count signals from 0 to N-1, the counter outputting the count signals onto the global bus system; and decoder circuitry within the interface circuitry of each processor module for receiving the count signals and for granting access to the global bus system when a count signal corresponds to the module number of the particular processor.

Claim 5

Dependent Claim 19 words

The data processing system as recited in claim 2 wherein the predetermined bus cycle time period is 500 nanoseconds.

Claim 6

Dependent Claim 38 words

The data processing system as recited in claims 1 or 4 wherein the global bus system comprises a time slice and clock bus, a data bus and address bus, each of said buses including a plurality of lines.

Claim 7

Dependent Claim 31 words

The data processing system as recited in claim 2 wherein the processor modules are all of the same structure and wherein the module numbers are assigned in a completely arbitrary manner.

Claim 8

Dependent Claim 28 words

The data processing system as recited in claim 1 wherein each processor module is fully self-sufficient and capable of asynchronous operation itself without regard to the global bus.

Claim 9

Dependent Claim 158 words

A synchronous data processing system comprising: N processor modules, each processor module including a processor and interface circuitry connected with the processor; a single global microprocessor bus system commonly shared by each of the processor modules, the interface circuitry of each of the processor modules being connected in parallel to the bus system to enable communication among the processor modules; system timing means connected with the bus system for dividing a predetermined bus cycle time period into N equal time slices, each processor module being granted to access to the global bus for a single time slice during each bus cycle time period; the interface circuitry of each processor module being configured to enable each processor module to communicate information in single word messages during the processor module's respective time slice so that the length of communication between any two processor modules does not inhibit access by any other processor module to either of said two processor modules.

Claim 10

Dependent Claim 158 words

A synchronous data processing system comprising: N processor modules, each processor module including a processor and interface circuitry connected with the processor; a single global microprocessor bus system commonly shared by each of the processor modules, the interface circuitry of each of the processor modules being connected in parallel to the bus system to enable communication among the processor modules; system timing means connected with the bus system for dividing a predetermined bus cycle time period into N equal time slices, each processor module being granted to access to the global bus for a single time slice during each bus cycle time period; the interface circuitry of each processor module being configured to enable each processor module to communicate information in single word messages during the processor module's respective time slice so that the length of communication between any two processor modules does not inhibit access by any other processor module to either of said two processor modules.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1989-12-15	1990-06-16	1990-12-16	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1993-12-15	1994-06-16	1994-12-16	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1997-12-15	1998-06-16	1998-12-16	$7700.00	Window Closed / Lapsed

Time multiplexed processor bus

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag