Patent US4380060A successfully refreshed from Google Patents.
Patent US5384481A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5384481A Expired / Lapsed US ⏱️ 0.0 years remaining

Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof

Assignee: Crosspoint Solutions Inc
•
Filing: 1993-04-02
•
Granted: 1995-01-24
•
Expires: 2013-04-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An antifuse structure particularly suitable for field programmable gate arrays is presented. In most present day processes the antifuse structure is formed with a refractory metal layer, amorphous silicon layer and refractory metal layer sandwiched between two metal interconnection lines. Unprogrammed resistances of very high values, programmed resistances of very low values, short programming times and desirable programming voltages are among the advantages realized.

Inventors

  • 👤 Monta R. Holzworth
  • 👤 Richard Klein
  • 👤 Pankaj Dixit
  • 👤 William P. Ingram, III

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 15:43
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10W20/01; H10W20/031; H10W20/064; H10W20/065

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 100 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a first metal layer on a first insulating layer over said substrate; a first refractory metal layer on said first metal layer; a relatively thin layer having silicon on said first refractory metal layer, said relatively thin layer comprising metal silicide; an amorphous silicon layer comprising hydrogen on said relatively thin layer; a second refractory metal layer on and in contact with said amorphous silicon layer; and a second metal layer on said second refractory metal layer.
Claim 2
Dependent Claim 100 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a first metal layer on a first insulating layer over said substrate; a first refractory metal layer on said first metal layer; a relatively thin layer having silicon on said first refractory metal layer, said relatively thin layer comprising metal silicide; an amorphous silicon layer comprising hydrogen on said relatively thin layer; a second refractory metal layer on and in contact with said amorphous silicon layer; and a second metal layer on said second refractory metal layer.
Claim 3
Dependent Claim 20 words
An antifuse structure as in claim 1 wherein at least one of said refractory metal layers comprise a titanium-tungsten alloy.
Claim 4
Dependent Claim 16 words
An antifuse structure as in claim 1 wherein said first and second metal layers comprise aluminum.
Claim 5
Dependent Claim 23 words
An antifuse structure as in claim 3 wherein said amorphous silicon layer comprises hydrogen in the range of 10 to 20% by composition.
Claim 6
Dependent Claim 23 words
An antifuse structure as in claim 1 wherein said layer of amorphous silicon is in the range of 500 to 1500 Angstroms thick.
Claim 7
Dependent Claim 23 words
An antifuse structure as in claim 5 wherein said amorphous silicon layer comprises hydrogen in the range of 10 to 20% by composition.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-23 1998-07-25 1999-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-23 2002-07-25 2003-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-23 2006-07-25 2007-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag