US6236085B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having high-concentration region around electric-field moderating layer in substrate
Assignee: Denso Corp
•
Filing: 1997-11-10
•
Granted: 2001-05-22
•
Expires: 2017-11-10
Abstract
Abstract A semiconductor memory device comprising a source and a drain formed in a P-type semiconductor substrate and a floating gate and a control gate constituting a two-layer gate. Electric-field moderating layer is provided in the P-type semiconductor substrate to contact with a side face of the drain. P-type region is formed in contact with channel region side surface and bottom surface of the electric-field moderating layer. P-type region lower part of the P-type region in contact with the bottom surface of the electric-field moderating layer is given a lower impurity concentration than P-type region side part formed at the channel region side of the electric-field moderating layer. By this means it is possible to increase the writing speed of the semiconductor memory device while suppressing delay in the switching speed during reading operation.
Inventors
- 👤 Tsutomu Kawaguchi
- 👤 Mitsutaka Katada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 15:04
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685; Y; Y10; Y10S; Y10S257/00; Y10S257/90
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
210 words
A semiconductor memory device comprising: a semiconductor substrate of a first conductivity type; a source region of a second conductivity type disposed in said semiconductor substrate; a drain region of the second conductivity type disposed in said semiconductor substrate to be spaced from said source region; a floating gate disposed over a portion of said semiconductor substrate between said source region and said drain region; a control gate disposed to overlap with said floating gate with an insulation film interposed; a first impurity region of the second conductivity type disposed under said floating gate in contact with said drain region and spaced from said source region, said first impurity region having an impurity concentration lower than that of said drain region; and a second impurity region of the first conductivity type disposed under said floating gate to encompass at least said first impurity region, said second impurity region having an impurity concentration higher than said semiconductor substrate and creating a PN junction in association with said first impurity region so that a net impurity concentration of the first conductivity type along said PN junction is higher at a first region contacting a side of said first impurity region than a second region contacting a bottom of said first impurity region.
Claim 2
Dependent Claim
210 words
A semiconductor memory device comprising: a semiconductor substrate of a first conductivity type; a source region of a second conductivity type disposed in said semiconductor substrate; a drain region of the second conductivity type disposed in said semiconductor substrate to be spaced from said source region; a floating gate disposed over a portion of said semiconductor substrate between said source region and said drain region; a control gate disposed to overlap with said floating gate with an insulation film interposed; a first impurity region of the second conductivity type disposed under said floating gate in contact with said drain region and spaced from said source region, said first impurity region having an impurity concentration lower than that of said drain region; and a second impurity region of the first conductivity type disposed under said floating gate to encompass at least said first impurity region, said second impurity region having an impurity concentration higher than said semiconductor substrate and creating a PN junction in association with said first impurity region so that a net impurity concentration of the first conductivity type along said PN junction is higher at a first region contacting a side of said first impurity region than a second region contacting a bottom of said first impurity region.
Claim 3
Dependent Claim
33 words
A semiconductor memory device according to claim 1 , wherein said net impurity concentration of the first conductivity type at said second region is higher than an impurity concentration of said semiconductor substrate.
Claim 4
Dependent Claim
56 words
A semiconductor memory device according to claim 1 , further comprising a third impurity region of the second conductivity type disposed under said floating gate in contact with said source region and spaced from said drain, first and second impurity regions, said third impurity region having an impurity concentration lower than that of said source region.
Claim 5
Dependent Claim
18 words
A semiconductor memory device according to claim 3 , wherein said third impurity region encompass said source region.
Claim 6
Dependent Claim
25 words
A semiconductor memory device according to claim 1 , wherein the first conductivity type is a P-type, and the second conductivity type is an N-type.
Claim 7
Dependent Claim
201 words
A semiconductor memory device comprising: a semiconductor substrate of a first conductivity type; a source region of a second conductivity type disposed in said semiconductor substrate; a drain region of the second conductivity type disposed in said semiconductor substrate to be spaced from said source region; a floating gate disposed over a portion of said semiconductor substrate between said source region and said drain region; a control gate disposed to overlap with said floating gate with an insulation film interposed; a first impurity region of the second conductivity type disposed under said floating gate in contact with said drain region and spaced from said source region, said first impurity region having an impurity concentration lower than that of said drain region; and a second impurity region of the first conductivity type disposed under said floating gate to encompass at least said first impurity region, said second impurity region having an impurity concentration higher than said semiconductor substrate and having a profile of a net impurity concentration of the first conductivity type that causes a depletion layer narrower at a first region contacting a side of said first impurity region than a second region contacting a bottom of said first impurity region.
Claim 8
Dependent Claim
201 words
A semiconductor memory device comprising: a semiconductor substrate of a first conductivity type; a source region of a second conductivity type disposed in said semiconductor substrate; a drain region of the second conductivity type disposed in said semiconductor substrate to be spaced from said source region; a floating gate disposed over a portion of said semiconductor substrate between said source region and said drain region; a control gate disposed to overlap with said floating gate with an insulation film interposed; a first impurity region of the second conductivity type disposed under said floating gate in contact with said drain region and spaced from said source region, said first impurity region having an impurity concentration lower than that of said drain region; and a second impurity region of the first conductivity type disposed under said floating gate to encompass at least said first impurity region, said second impurity region having an impurity concentration higher than said semiconductor substrate and having a profile of a net impurity concentration of the first conductivity type that causes a depletion layer narrower at a first region contacting a side of said first impurity region than a second region contacting a bottom of said first impurity region.
Claim 9
Dependent Claim
33 words
A semiconductor memory device according to claim 6 , wherein said net impurity concentration of the first conductivity type at said second region is higher than an impurity concentration of said semiconductor substrate.
Claim 10
Dependent Claim
56 words
A semiconductor memory device according to claim 6 , further comprising a third impurity region of the second conductivity type disposed under said floating gate in contact with said source region and spaced from said drain, first and second impurity regions, said third impurity region having an impurity concentration lower than that of said source region.
Claim 11
Dependent Claim
18 words
A semiconductor memory device according to claim 8 , wherein said third impurity region encompasses said source region.
Claim 12
Dependent Claim
25 words
A semiconductor memory device according to claim 6 , wherein the first conductivity type is a P-type, and the second conductivity type is an N-type.
References Cited (Backward Citations)
JPS5397381A
Cited
JPS58148448A
Cited
US4769686A
Cited
US5045916A
Cited
JPS61226968A
Cited
US5656839A
Cited
US5656522A
Cited
US5189497A
Cited
JPS6437055A
Cited
US4914492A
Cited
JPH01120870A
Cited
US5194749A
Cited
US5061975A
Cited
US5247198A
Cited
US5629541A
Cited
JPH02174271A
Cited
JPH03262130A
Cited
US5147811A
Cited
JPH04211178A
Cited
US5486487A
Cited
US5216272A
Cited
US5444282A
Cited
US5217910A
Cited
US5208175A
Cited
US5424567A
Cited
US5612914A
Cited
JPH05136423A
Cited
US5190887A
Cited
JPH05291538A
Cited
US5334870A
Cited
US5532176A
Cited
US5753556A
Cited
JPH05299662A
Cited
JPH05326974A
Cited
JPH05326968A
Cited
JPH06188431A
Cited
JPH06237004A
Cited
US5578509A
Cited
US5477072A
Cited
US5585293A
Cited
US5691560A
Cited
US5492847A
Cited
US5650340A
Cited
JPH08148585A
Cited
US5780902A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-05-21 | 2004-11-20 | 2005-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-05-21 | 2008-11-20 | 2009-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-05-21 | 2012-11-20 | 2013-05-22 | $7700.00 | Window Closed / Lapsed |