← Back to Patent Explorer
US5486487A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for adjusting the threshold of a read-only memory to achieve low capacitance and high breakdown voltage

Assignee: STMicroelectronics SRL
•
Filing: 1993-10-19
•
Granted: 1996-01-23
•
Expires: 2013-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacture of a low-capacitance programmed cell structure for read-only memory circuits comprises a field-effect transistor having conventional source and drain regions separated by a channel region overlaid by the gate of the transistor. This ROM memory cell is programmed by a channel implant extending only from the source region for a selected distance into the channel region.

Inventors

  • 👤 Giancarlo Ginami
  • 👤 Enrico Laurin
  • 👤 Silvia Lucherini
  • 👤 Bruno Vajana

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 16:19
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12; H; H10; H10B; H10B20/00

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 208 words
A method of manufacturing a programmed memory cell of a read-only memory array comprising the steps of: defining an active area for a field effect memory element on a semiconductor substrate having a first conductivity type, the active area having a channel region, and a source region and a drain region on opposite sides of the channel region; forming a gate insulating layer overlying at least a portion of the active area; forming a gate electrode of uniform thickness overlying the gate insulating layer and positioned over the channel region; forming a programming mask having a programming mask aperture positioned over at least a portion of the source region; implanting a doping impurity of the first conductivity type into the semiconductor substrate through the programming mask aperture to program the memory cell; implanting a doping impurity of a second conductivity type into the gate electrode and into the source and drain regions, causing the gate electrode and the source and drain regions to be doped with the second conductivity type impurity; and heating the semiconductor substrate to diffuse the doping impurity of the first conductivity type into the channel region and of the second conductivity type into the gate electrode of the source region and the drain regions.
Claim 2
Independent Claim 208 words
A method of manufacturing a programmed memory cell of a read-only memory array comprising the steps of: defining an active area for a field effect memory element on a semiconductor substrate having a first conductivity type, the active area having a channel region, and a source region and a drain region on opposite sides of the channel region; forming a gate insulating layer overlying at least a portion of the active area; forming a gate electrode of uniform thickness overlying the gate insulating layer and positioned over the channel region; forming a programming mask having a programming mask aperture positioned over at least a portion of the source region; implanting a doping impurity of the first conductivity type into the semiconductor substrate through the programming mask aperture to program the memory cell; implanting a doping impurity of a second conductivity type into the gate electrode and into the source and drain regions, causing the gate electrode and the source and drain regions to be doped with the second conductivity type impurity; and heating the semiconductor substrate to diffuse the doping impurity of the first conductivity type into the channel region and of the second conductivity type into the gate electrode of the source region and the drain regions.
Claim 3
Dependent Claim 17 words
The method according to claim 1 wherein the heating step occurs at two or more distinct times.
Claim 4
Independent Claim 216 words
A method of manufacturing a programmed memory cell of a read-only memory array comprising the steps of: defining an active area for a field effect memory element on a semiconductor substrate having a first conductivity type; forming a gate insulating layer upon the active area; forming a gate electrode upon the gate insulating layer and overlaying a channel region having a source region on one side thereof and a drain region on the other side thereof; forming a programming mask having a programming aperture that overlays at least a selected portion of the source region and does not overlay any portion of the channel region into which it is desired to introduce a doping impurity having the first conductivity type into the semiconductor substrate; and programming the memory cell by implanting a first doping impurity of the first conductivity type into the semiconductor substrate at the selected portions of the source region overlaid by the programming mask aperture to program the memory cell; implanting a second doping impurity of the second conductivity type into the substrate for forming the source and drain regions; and heating the semiconductor substrate to cause the doping impurity of the first conductivity type to diffuse laterally a distance into the channel region in the active area to program the memory cell.
Claim 5
Independent Claim 216 words
A method of manufacturing a programmed memory cell of a read-only memory array comprising the steps of: defining an active area for a field effect memory element on a semiconductor substrate having a first conductivity type; forming a gate insulating layer upon the active area; forming a gate electrode upon the gate insulating layer and overlaying a channel region having a source region on one side thereof and a drain region on the other side thereof; forming a programming mask having a programming aperture that overlays at least a selected portion of the source region and does not overlay any portion of the channel region into which it is desired to introduce a doping impurity having the first conductivity type into the semiconductor substrate; and programming the memory cell by implanting a first doping impurity of the first conductivity type into the semiconductor substrate at the selected portions of the source region overlaid by the programming mask aperture to program the memory cell; implanting a second doping impurity of the second conductivity type into the substrate for forming the source and drain regions; and heating the semiconductor substrate to cause the doping impurity of the first conductivity type to diffuse laterally a distance into the channel region in the active area to program the memory cell.
Claim 6
Dependent Claim 76 words
The method according to claim 1 wherein the programming mask aperture overlays at least a portion of the source region and does not overlay any portion of the channel region such that the first doping impurity is implanted only into the source region and the subsequent heating of the substrate after the implanting of the doping impurity of the first conductivity type causes the first doping impurity to diffuse laterally a distance into the channel region.
Claim 7
Dependent Claim 62 words
The method according to claim 1 wherein the programming mask aperture overlays at least a portion of the source region and only a portion of the channel region such that the doping impurity is implanted directly into a portion of the channel region and the subsequent heating step causes the first doping impurity to diffuse to a distance into the channel region.
Claim 8
Independent Claim 43 words
The method according to either of claims 4 or 5 in which the distance the impurity of the first conductivity type is diffused into the channel region is greater than 10% of the channel length but less than 80% of the channel length.
Claim 9
Independent Claim 35 words
The method according to either of claims 4 or 5 in which the distance the impurity of the first conductivity type is diffused into the channel region is less than 50% of the channel length.
Claim 10
Dependent Claim 41 words
The method according to claim 1 in which the steps of forming a programming mask and programming the memory cell by implanting the first doping impurity occur after the second doping impurity is implanted to form the source and drain regions.
Claim 11
Dependent Claim 39 words
The method according to claim 1, further including: depositing and etching a metal layer onto the semiconductor substrate prior to performing the steps of forming a programming mask and programming the memory cell by implanting a first doping impurity.
Claim 12
Dependent Claim 29 words
The method according to claim 1 wherein the programming mask completely covers the channel region and source region of selected memory cells in the array that are not programmed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-22 1999-07-24 2000-01-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-22 2003-07-24 2004-01-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-22 2007-07-24 2008-01-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag