US5753556A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating a MIS transistor
Assignee: Denso Corp
•
Filing: 1996-03-29
•
Granted: 1998-05-19
•
Expires: 2016-03-29
Abstract
Abstract A CMIS transistor suitable for device miniaturization, elimination of degradation of operational characteristics by hot carrier effect, and elimination of decrease of threshold voltage caused by short channel effect, includes a laterally spreading N-type diffusion region having an impurity concentration level higher than P-type and N-type wells but lower than source and drain regions, such that the N-type diffusion region extends laterally into a part located immediately below an edge of an insulating gate and has a depth smaller than a depth of the source and drain regions. The device is thereby capable of increasing the width of depletion layer at the bottom of the source and drain regions while maintaining effectiveness as a punch-thorough stopper. Thereby, the junction capacitance at the source and drain regions is reduced and the operational speed of the device improved in the P-channel transistor part in the device. In the N-channel transistor part, an effective suppression of punch-through is achieved because of the small diffusion depth of the N-type diffusion region. Thereby, the decrease of threshold voltage caused by the short channel effect is effectively eliminated even when the gate length of the transistor is reduced.
Inventors
- 👤 Mitsutaka Katada
- 👤 Hidetoshi Muramoto
- 👤 Seiji Fujino
- 👤 Tadashi Hattori
- 👤 Katsunori Abe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:02
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/017; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
213 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, whereby an oxide film is formed at least on sidewalls of said gate electrode; forming a lightly doped region by implanting ions at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a diffusion mask; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions perpendicularly to said main surface of said semiconductor substrate while using as a diffusion mask said gate electrode and said oxide film formed on said sidewalls of said gate electrode which has diffusion mask edges at positions that are identical to diffusion mask edge positions of said gate electrode and said oxide film formed on said sidewalls of said gate electrode and used as said diffusion mask in said step of forming lightly doped region.
Claim 2
Independent Claim
213 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, whereby an oxide film is formed at least on sidewalls of said gate electrode; forming a lightly doped region by implanting ions at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a diffusion mask; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions perpendicularly to said main surface of said semiconductor substrate while using as a diffusion mask said gate electrode and said oxide film formed on said sidewalls of said gate electrode which has diffusion mask edges at positions that are identical to diffusion mask edge positions of said gate electrode and said oxide film formed on said sidewalls of said gate electrode and used as said diffusion mask in said step of forming lightly doped region.
Claim 3
Dependent Claim
26 words
A method as claimed in claim 1, wherein said step of forming said lightly doped region includes introducing an N-type dopant ions into said semiconductor substrate.
Claim 4
Dependent Claim
14 words
A method as claimed in claim 2, wherein said N-type dopant ions comprise phosphorous.
Claim 5
Dependent Claim
27 words
A method as claimed in claim 2, wherein said step of forming said source and drain regions includes introducing a P-type dopant ions into said semiconductor substrate.
Claim 6
Dependent Claim
28 words
A method as claimed in claim 4, wherein said P-type dopant ions comprise at least one selected from the group consisting of boron, BF and BF 2 .
Claim 7
Dependent Claim
27 words
A method as claimed in claim 2, wherein said step of forming said source and drain regions includes introducing an N-type dopant ions into said semiconductor substrate.
Claim 8
Dependent Claim
20 words
A method as claimed in claim 6, wherein said N-type dopant ions for said source and drain regions comprise arsenic.
Claim 9
Dependent Claim
33 words
A method as claimed in claim 1, wherein said step of forming said lightly doped region includes selecting said implanted ions to make said lightly doped region formed have said first conductivity type.
Claim 10
Dependent Claim
23 words
A method as claimed in claim 8, wherein said first conductivity type is an N-type and said second conductivity type is a P-type.
Claim 11
Dependent Claim
33 words
A method as claimed in claim 1, wherein said step of forming said lightly doped region includes selecting said implanted ions to make said lightly doped region formed have said second conductivity type.
Claim 12
Dependent Claim
23 words
A method as claimed in claim 10, wherein said first conductivity type is a P-type and said second conductivity type is an N-type.
Claim 13
Dependent Claim
40 words
A method as claimed in claim 1, wherein said step of forming said source and drain regions includes controlling said source and drain regions formed to have a depth at least equal to a depth of said lightly doped region.
Claim 14
Independent Claim
273 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, to form an oxide film grown on said main surface of said semiconductor substrate and a top surface and sidewalls of said gate electrode; forming a lightly doped region by implanting ions into said semiconductor substrate through said oxide film grown on said main surface of said semiconductor substrate, said ion implanting being performed at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film grown on said sidewalls of said gate electrode as a diffusion mask; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions into said semiconductor substrate through said oxide film grown on said main surface of said semiconductor substrate, said ion implanting for forming said source and drain regions being performed perpendicularly to said main surface of said semiconductor substrate while using as a diffusion mask said gate electrode and said oxide film grown on said sidewalls of said gate electrode which has diffusion mask edges at positions that are identical to diffusion mask edge positions of said gate electrode and said oxide film formed on said sidewalls of said gate electrode used as said diffusion mask in said step of forming lightly doped region.
Claim 15
Independent Claim
273 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, to form an oxide film grown on said main surface of said semiconductor substrate and a top surface and sidewalls of said gate electrode; forming a lightly doped region by implanting ions into said semiconductor substrate through said oxide film grown on said main surface of said semiconductor substrate, said ion implanting being performed at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film grown on said sidewalls of said gate electrode as a diffusion mask; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions into said semiconductor substrate through said oxide film grown on said main surface of said semiconductor substrate, said ion implanting for forming said source and drain regions being performed perpendicularly to said main surface of said semiconductor substrate while using as a diffusion mask said gate electrode and said oxide film grown on said sidewalls of said gate electrode which has diffusion mask edges at positions that are identical to diffusion mask edge positions of said gate electrode and said oxide film formed on said sidewalls of said gate electrode used as said diffusion mask in said step of forming lightly doped region.
Claim 16
Dependent Claim
49 words
A method as claimed in claim 13, wherein said step of thermally oxidizing includes selecting a thickness of said oxide film grown on said sidewall of said gate electrode to have a value making an overlapping length between an effective gate electrode and said lightly doped region formed decrease.
Claim 17
Dependent Claim
42 words
A method as claimed in claim 13, wherein said first conductivity type is an N-type and said second conductivity type is a P-type, and wherein said step of forming said source and drain regions includes implanting as said ions BF 2 ions.
Claim 18
Independent Claim
40 words
A method as claimed in any one of claims 1 through 15, wherein a thickness of said oxide film on said sidewall of said gate electrode formed in said step of thermally oxidizing is selected to be approximately 100 nm.
Claim 19
Independent Claim
196 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, whereby an oxide film is formed on sidewalls of said gate electrode; forming a lightly doped region by implanting ions at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a first diffusion mask having a first pattern; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions perpendicularly to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a second diffusion mask having a second pattern, wherein said first pattern of said first diffusion mask is identical to said second pattern of said second diffusion mask.
Claim 20
Independent Claim
196 words
A method of fabricating a MIS transistor, comprising the steps of: disposing a gate electrode on a main surface of a semiconductor substrate of a first conductivity type with a gate insulating film interposed therebetween; thermally oxidizing said main surface of said semiconductor substrate on which is disposed said gate electrode, whereby an oxide film is formed on sidewalls of said gate electrode; forming a lightly doped region by implanting ions at an oblique angle with respect to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a first diffusion mask having a first pattern; forming a source region and a drain region, each being a second conductivity type and having an impurity concentration higher than that of said lightly doped region, by implanting ions perpendicularly to said main surface of said semiconductor substrate while using said gate electrode and said oxide film formed on said sidewalls of said gate electrode as a second diffusion mask having a second pattern, wherein said first pattern of said first diffusion mask is identical to said second pattern of said second diffusion mask.
References Cited (Backward Citations)
US5247199A
Cited
US4924277A
Cited
JPH01212471A
Cited
US5061975A
Cited
JPH01212470A
Cited
US5122474A
Cited
JPH0212960A
Cited
US5247198A
Cited
US5170232A
Cited
JPH03138951A
Cited
JPH04211178A
Cited
JPH03262130A
Cited
US5216272A
Cited
US5100820A
Cited
US5306655A
Cited
US5217910A
Cited
US5166087A
Cited
JPH05102180A
Cited
JPH05299594A
Cited
US5413945A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-18 | 2001-11-17 | 2002-05-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-18 | 2005-11-17 | 2006-05-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-18 | 2009-11-17 | 2010-05-19 | $7700.00 | Window Closed / Lapsed |