Patent US5982185A successfully refreshed from Google Patents.
US5982185A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Direct connect carrier for testing semiconductor dice and method of fabrication
Assignee: Micron Technology Inc
•
Filing: 1996-07-01
•
Granted: 1999-11-09
•
Expires: 2016-07-01
Abstract
Abstract A carrier and system for testing a semiconductor die and a method for fabricating the carrier are provided. The carrier comprises a base and an interconnect attached to the base adapted to establish temporary electrical communication with the die. The interconnect includes contact members adapted to make temporary electrical connections with test pads on the die. In addition, the interconnect includes conductors in electrical communication with the contact members. The conductors include input/output pads configured for direct electrical connection to an electrical connector of a testing apparatus such as socket on a burn-in board. In a first embodiment of the interconnect, the contact members are formed on a silicon substrate and include penetrating projections. In an alternate embodiment of the interconnect, the contact members are formed as microbumps mounted on flexible tape. The contact members and conductors can be formed as a single layer of material or as a bi-metal stack including a conductive layer formed of a highly conductive metal such as aluminum, and a contact layer formed of an inert wear resistant metal such as palladium, tungsten or platinum.
Inventors
- 👤 Warren M. Farnworth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 06:16
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; G01R1/0433; G01R1/0483
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
134 words
A system for testing a semiconductor die, comprising: a base configured to retain the die; an interconnect on the base comprising a substrate, a plurality of first contacts on the substrate configured to electrically contact a plurality of second contacts on the die, and a plurality of input/output pads on the substrate in electrical communication with the first contacts, the first contacts and the input/output pads comprising wear resistant contact layers; and a socket configured to receive the base comprising a plurality of electrical members in electrical communication with test circuitry, and configured to mechanically and electrically engage the input/output pads with the interconnect on the base, to provide a plurality of electrical paths for applying test signals directly from the electrical members to the input/output pads, without an electrical connection on the base.
Claim 2
Independent Claim
134 words
A system for testing a semiconductor die, comprising: a base configured to retain the die; an interconnect on the base comprising a substrate, a plurality of first contacts on the substrate configured to electrically contact a plurality of second contacts on the die, and a plurality of input/output pads on the substrate in electrical communication with the first contacts, the first contacts and the input/output pads comprising wear resistant contact layers; and a socket configured to receive the base comprising a plurality of electrical members in electrical communication with test circuitry, and configured to mechanically and electrically engage the input/output pads with the interconnect on the base, to provide a plurality of electrical paths for applying test signals directly from the electrical members to the input/output pads, without an electrical connection on the base.
Claim 3
Dependent Claim
33 words
The system of claim 1 wherein the wear resistant contact layers comprise a material selected from the group consisting of palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum.
Claim 4
Dependent Claim
14 words
The system of claim 1 the wear resistant contact layers comprise a metal silicide.
Claim 5
Dependent Claim
16 words
The system of claim 1 further comprising a polymer layer attaching the interconnect to the base.
Claim 6
Dependent Claim
13 words
The system of claim 1 wherein the die comprises a chip scale package.
Claim 7
Independent Claim
136 words
A system for testing a semiconductor die, comprising: a base configured to retain the die; an interconnect on the base comprising a substrate, a tape attached to the substrate, a plurality of microbump contacts on the tape configured to electrically contact pads on the die, and a plurality of input/output pads on the tape in electrical communication with the microbump contacts, the microbump contacts and the input/output pads comprising wear resistant contact layers; and a socket configured to receive the base comprising a plurality of electrical members in electrical communication with test circuitry, and configured to mechanically and electrically engage the input/output pads with the interconnect on the base, to provide a plurality of electrical paths for applying test signals directly from the electrical members to the input/output pads, without an electrical connection on the base.
Claim 8
Independent Claim
136 words
A system for testing a semiconductor die, comprising: a base configured to retain the die; an interconnect on the base comprising a substrate, a tape attached to the substrate, a plurality of microbump contacts on the tape configured to electrically contact pads on the die, and a plurality of input/output pads on the tape in electrical communication with the microbump contacts, the microbump contacts and the input/output pads comprising wear resistant contact layers; and a socket configured to receive the base comprising a plurality of electrical members in electrical communication with test circuitry, and configured to mechanically and electrically engage the input/output pads with the interconnect on the base, to provide a plurality of electrical paths for applying test signals directly from the electrical members to the input/output pads, without an electrical connection on the base.
Claim 9
Dependent Claim
23 words
The system of claim 6 wherein the socket comprises a mechanism for mechanically biasing the electrical members into engagement with the input/output pads.
Claim 10
Dependent Claim
13 words
The system of claim 6 wherein the die comprises a chip scale package.
Claim 11
Dependent Claim
16 words
The system of claim 6 further comprising a polymer layer attaching the interconnect to the base.
Claim 12
Dependent Claim
30 words
The system of claim 6 wherein the electrical members comprise spring contacts and the socket comprises a mechanism for mechanically biasing the electrical members into engagement with the input/output pads.
Claim 13
Dependent Claim
33 words
The system of claim 10 wherein the contact layers comprise a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum.
Claim 14
Independent Claim
168 words
A system for testing a semiconductor die comprising: a carrier configured to hold the die, the carrier comprising a base, an interconnect on the base comprising a substrate, a first contact on the substrate configured to establish temporary electrical communication with a second contact on the die, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output sad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; and a testing apparatus comprising a socket configured to receive the carrier and an electrical member on the socket in electrical communication with test circuitry, the electrical member comprising a spring contact configured to mechanically and electrically engage the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the electrical member to the input/output pad, without an electrical connection on the base.
Claim 15
Independent Claim
168 words
A system for testing a semiconductor die comprising: a carrier configured to hold the die, the carrier comprising a base, an interconnect on the base comprising a substrate, a first contact on the substrate configured to establish temporary electrical communication with a second contact on the die, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output sad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; and a testing apparatus comprising a socket configured to receive the carrier and an electrical member on the socket in electrical communication with test circuitry, the electrical member comprising a spring contact configured to mechanically and electrically engage the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the electrical member to the input/output pad, without an electrical connection on the base.
Claim 16
Dependent Claim
13 words
The system of claim 12 wherein the die comprises a chip scale package.
Claim 17
Dependent Claim
23 words
The system of claim 12 wherein the socket comprises a mechanism for mechanically biasing the electrical member into engagement with the input/output pad.
Claim 18
Independent Claim
175 words
A system for testing a chip scale package comprising: a carrier configured to hold the chip scale package, the carrier comprising a base for retaining the package, an interconnect on the base comprising a substrate, a first contact on the substrate configured to establish temporary electrical communication with a second contact on the package, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; and a testing apparatus comprising a socket configured to receive the carrier and an electrical member on the socket in electrical communication with test circuitry, the electrical member comprising a spring contact configured to mechanically and electrically engage the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the electrical member to the input/output pad, without an electrical connection on the base.
Claim 19
Independent Claim
175 words
A system for testing a chip scale package comprising: a carrier configured to hold the chip scale package, the carrier comprising a base for retaining the package, an interconnect on the base comprising a substrate, a first contact on the substrate configured to establish temporary electrical communication with a second contact on the package, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; and a testing apparatus comprising a socket configured to receive the carrier and an electrical member on the socket in electrical communication with test circuitry, the electrical member comprising a spring contact configured to mechanically and electrically engage the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the electrical member to the input/output pad, without an electrical connection on the base.
Claim 20
Dependent Claim
23 words
The system of claim 15 wherein the socket comprises a mechanism for mechanically biasing the electrical member into engagement with the input/output pad.
Claim 21
Dependent Claim
16 words
The system of claim 15 further comprising a polymer layer attaching the interconnect to the base.
Claim 22
Independent Claim
153 words
A method for testing a semiconductor die, comprising: providing a carrier comprising a base and a force applying mechanism configured to hold the die on the base; providing a socket configured to receive the carrier, the socket comprising a spring contact in electrical communication with test circuitry; attaching an interconnect to the base, the interconnect comprising a substrate, a first contact on the substrate, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a wear resistant contact layer; assembling the carrier with a second contact on the die in electrical contact with the first contact; and placing the spring contact in mechanical and electrical engagement with the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the spring contact to the input/output pad, without an electrical connection on the base.
Claim 23
Independent Claim
153 words
A method for testing a semiconductor die, comprising: providing a carrier comprising a base and a force applying mechanism configured to hold the die on the base; providing a socket configured to receive the carrier, the socket comprising a spring contact in electrical communication with test circuitry; attaching an interconnect to the base, the interconnect comprising a substrate, a first contact on the substrate, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a wear resistant contact layer; assembling the carrier with a second contact on the die in electrical contact with the first contact; and placing the spring contact in mechanical and electrical engagement with the input/output pad with the interconnect on the base, to provide an electrical path for applying test signals directly from the spring contact to the input/output pad, without an electrical connection on the base.
Claim 24
Dependent Claim
20 words
The method of claim 18 wherein the attaching step comprises forming a polymer layer between the interconnect and the base.
Claim 25
Dependent Claim
24 words
The method of claim 18 further comprising mechanically biasing the spring contact into engagement with the input/output pad using a mechanism on the socket.
Claim 26
Dependent Claim
26 words
The method of claim 18 wherein the substrate comprises silicon and the first contact comprises an etched member at least partially covered by the contact layer.
Claim 27
Dependent Claim
30 words
The method of claim 18 wherein the first contact comprises a microbump on an electrically insulating tape attached to the substrate and at least partially covered by the contact layer.
Claim 28
Independent Claim
186 words
A method for testing a chip scale package comprising: providing a carrier comprising a base and a force applying mechanism configured to hold the chip scale package on the base; providing a socket configured to receive the carrier, the socket comprising a spring contact in electrical communication with test circuitry; attaching an interconnect to the base using a polymer layer, the interconnect comprising a substrate, a first contact on the substrate, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; assembling the chip scale package in the carrier with a second contact on the chip scale package in electrical contact with the first contact; and placing the spring contact in mechanical and electrical engagement with the input/output pad on the interconnect to provide an electrical path for applying test signals directly from the spring contact to the input/output pad, without an electrical connection on the base.
Claim 29
Independent Claim
186 words
A method for testing a chip scale package comprising: providing a carrier comprising a base and a force applying mechanism configured to hold the chip scale package on the base; providing a socket configured to receive the carrier, the socket comprising a spring contact in electrical communication with test circuitry; attaching an interconnect to the base using a polymer layer, the interconnect comprising a substrate, a first contact on the substrate, and an input/output pad on the substrate in electrical communication with the first contact, the first contact and the input/output pad comprising a contact layer comprising a material selected from the group consisting of metal silicide, palladium, tungsten, platinum, alloys of palladium, alloys of tungsten, and alloys of platinum; assembling the chip scale package in the carrier with a second contact on the chip scale package in electrical contact with the first contact; and placing the spring contact in mechanical and electrical engagement with the input/output pad on the interconnect to provide an electrical path for applying test signals directly from the spring contact to the input/output pad, without an electrical connection on the base.
Claim 30
Dependent Claim
24 words
The method of claim 23 further comprising mechanically biasing the spring contact into engagement with the input/output pad using a mechanism on the socket.
References Cited (Backward Citations)
US4717347A
Cited
US4891687A
Cited
US4950980A
Cited
US4899107A
Cited
US4899921A
Cited
US5073117A
Cited
US5006792A
Cited
US5012323A
Cited
US5272590A
Cited
US5399903A
Cited
US5088190A
Cited
US5140404A
Cited
US5107328A
Cited
US5468992A
Cited
US5155067A
Cited
US5678301A
Cited
US5495179A
Cited
US5367253A
Cited
US5815000A
Cited
US5408190A
Cited
US5844418A
Cited
US5878485A
Cited
US5440240A
Cited
US5691649A
Cited
US5686317A
Cited
US5634267A
Cited
US5607818A
Cited
US5302891A
Cited
US5781022A
Cited
US5519332A
Cited
US5214845A
Cited
US5422435A
Cited
US5180974A
Cited
US5483174A
Cited
US5424652A
Cited
US5283717A
Cited
US5633122A
Cited
US5483741A
Cited
US5497031A
Cited
US5498900A
Cited
US5468999A
Cited
US5451165A
Cited
US5557212A
Cited
US5742170A
Cited
US5721496A
Cited
US5731709A
Cited
US5789271A
Cited
US5825165A
Cited
US5783461A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-08 | 2003-05-10 | 2003-11-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-08 | 2007-05-10 | 2007-11-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-08 | 2011-05-10 | 2011-11-09 | $7700.00 | Window Closed / Lapsed |