US5731709A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for testing a ball grid array semiconductor device and a device for such testing
Assignee: NXP USA Inc
•
Filing: 1996-01-26
•
Granted: 1998-03-24
•
Expires: 2016-01-26
Abstract
Abstract A ball grid array semiconductor device (30) includes a plurality of conductive balls (36) and a plurality of conductive castellations (18) around its periphery as redundant electrical connections to a semiconductor die (12). During testing of the device in a test socket (50), the conductive castellations are contacted by test contacts (54). The test contacts do not come in physical contact with the conductive balls. As a result, when testing is performed at elevated temperatures near the melting point of the conductive balls, the conductive balls are not deformed by the test contacts, thereby eliminating cosmetic-defects. Additionally, the absence of physical contact between the conductive balls and the test contacts during testing reduces the likelihood that conductive balls will inadvertently fuse to the test socket or create solder build-up on the test contacts.
Inventors
- 👤 John R. Pastore
- 👤 Victor K. Nomi
- 👤 Howard P. Wilson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 07:03
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; G01R1/0433; G01R1/0483; H; H10; H10W; H10W72/00; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
228 words
A method for testing a ball grid array semiconductor device comprising the steps of: providing a semiconductor device having a substrate with a periphery, a plurality of conductive vias formed in the substrate, a semiconductor die mounted on the substrate and electrically coupled to the plurality of conductive vias, a plurality of conductive balls attached to the substrate and electrically coupled to the semiconductor die through the plurality of conductive vias, and a plurality of conductive castellations formed around the periphery of the substrate and electrically coupled to the semiconductor die, wherein each conductive ball of the plurality of conductive balls has an associated conductive castellation of the plurality of conductive castellations and wherein the associated conductive castellation of the each conductive ball has an associated conductive via of the plurality of conductive vias; providing a test socket for receiving the semiconductor device and having a plurality of test contacts; placing the semiconductor device in the test socket such that the plurality of test contacts is electrically and physically in contact with the plurality of conductive castellations and without being in physical contact with the plurality of conductive balls; and biasing the semiconductor device using the plurality of test contacts and the plurality of conductive castellations to send at least power to the semiconductor die without the plurality of test contacts physically contacting the plurality of conductive balls.
Claim 2
Independent Claim
228 words
A method for testing a ball grid array semiconductor device comprising the steps of: providing a semiconductor device having a substrate with a periphery, a plurality of conductive vias formed in the substrate, a semiconductor die mounted on the substrate and electrically coupled to the plurality of conductive vias, a plurality of conductive balls attached to the substrate and electrically coupled to the semiconductor die through the plurality of conductive vias, and a plurality of conductive castellations formed around the periphery of the substrate and electrically coupled to the semiconductor die, wherein each conductive ball of the plurality of conductive balls has an associated conductive castellation of the plurality of conductive castellations and wherein the associated conductive castellation of the each conductive ball has an associated conductive via of the plurality of conductive vias; providing a test socket for receiving the semiconductor device and having a plurality of test contacts; placing the semiconductor device in the test socket such that the plurality of test contacts is electrically and physically in contact with the plurality of conductive castellations and without being in physical contact with the plurality of conductive balls; and biasing the semiconductor device using the plurality of test contacts and the plurality of conductive castellations to send at least power to the semiconductor die without the plurality of test contacts physically contacting the plurality of conductive balls.
Claim 3
Dependent Claim
19 words
The method of claim 1 wherein the step of biasing is performed at a temperature above an ambient temperature.
Claim 4
Dependent Claim
15 words
The method of claim 2 wherein the step of biasing comprises burning-in the semiconductor device.
Claim 5
Dependent Claim
31 words
The method of claim 3 wherein the step of biasing comprises burning-in the semiconductor device at a temperature within 50° C. of a melting point of the plurality of conductive balls.
Claim 6
Dependent Claim
16 words
The method of claim 1 wherein the step of biasing comprises functionally testing the semiconductor device.
Claim 7
Dependent Claim
26 words
The method of claim 1 wherein the step of biasing comprises testing the semiconductor device for open circuits and testing the semiconductor device for short circuits.
Claim 8
Dependent Claim
31 words
The method of claim 1 wherein the steps of providing a semiconductor device comprises providing a semiconductor device wherein the associated conductive via and the associated conductive castellation are associated exclusively.
Claim 9
Independent Claim
329 words
A method for testing a ball grid array semiconductor device comprising the steps of: providing a substrate having a top surface, a bottom surface, periphery, a first plurality of conductive traces formed on the top surface, a second plurality of conductive traces formed on the bottom surface, a plurality of vias extending through the substrate, and a plurality of conductive contact portions formed around the periphery of the substrate, wherein each via of the plurality of vias is used to electrically connect a conductive trace from the first plurality of conductive traces on the top surface to an associated conductive trace of the second plurality of conductive traces on the bottom surface, and wherein for each via of the plurality of vias there is an associated conductive contact portion of the plurality of conductive contact portions electrically connected thereto, and wherein each contact portion is physically distinguishable from the first and the second pluralities of conductive traces; providing a semiconductor die mounted to the top surface of the substrate and electrically connected to the first plurality of conductive traces; providing a plurality of conductive balls attached to the bottom surface of the substrate and electrically connected to the second plurality of conductive traces; providing a test socket having a plurality of test contacts configured to be able to physically and electrically contact the plurality of conductive test contacts without physically contacting the plurality of conductive balls; placing the substrate with the semiconductor die mounted thereto and the plurality of conductive balls attached thereto into the test socket such that the plurality of test contacts is in physical and electrical contact with the plurality of conductive contact portions and without being in physical contact with the plurality of conductive balls; and exercising the semiconductor die at a temperature in excess of 50° C. by sending electrical signals to the semiconductor die using the plurality of test contacts without the plurality of test contacts physically contacting the plurality of conductive balls.
Claim 10
Independent Claim
329 words
A method for testing a ball grid array semiconductor device comprising the steps of: providing a substrate having a top surface, a bottom surface, periphery, a first plurality of conductive traces formed on the top surface, a second plurality of conductive traces formed on the bottom surface, a plurality of vias extending through the substrate, and a plurality of conductive contact portions formed around the periphery of the substrate, wherein each via of the plurality of vias is used to electrically connect a conductive trace from the first plurality of conductive traces on the top surface to an associated conductive trace of the second plurality of conductive traces on the bottom surface, and wherein for each via of the plurality of vias there is an associated conductive contact portion of the plurality of conductive contact portions electrically connected thereto, and wherein each contact portion is physically distinguishable from the first and the second pluralities of conductive traces; providing a semiconductor die mounted to the top surface of the substrate and electrically connected to the first plurality of conductive traces; providing a plurality of conductive balls attached to the bottom surface of the substrate and electrically connected to the second plurality of conductive traces; providing a test socket having a plurality of test contacts configured to be able to physically and electrically contact the plurality of conductive test contacts without physically contacting the plurality of conductive balls; placing the substrate with the semiconductor die mounted thereto and the plurality of conductive balls attached thereto into the test socket such that the plurality of test contacts is in physical and electrical contact with the plurality of conductive contact portions and without being in physical contact with the plurality of conductive balls; and exercising the semiconductor die at a temperature in excess of 50° C. by sending electrical signals to the semiconductor die using the plurality of test contacts without the plurality of test contacts physically contacting the plurality of conductive balls.
Claim 11
Dependent Claim
15 words
The method of claim 8 wherein the step of exercising comprises burning-in the semiconductor die.
Claim 12
Dependent Claim
16 words
The method of claim 8 wherein the step of exercising comprises functionally testing the semiconductor die.
Claim 13
Dependent Claim
26 words
The method of claim 8 wherein the step of exercising comprises testing the semiconductor die for open circuits and testing the semiconductor die for short circuits.
Claim 14
Dependent Claim
37 words
The method of claim 8 wherein the step of exercising comprises exercising the semiconductor die at an ambient temperature wherein the ambient temperature is within 50° C. of a melting point of the plurality of conductive balls.
Claim 15
Dependent Claim
22 words
The method of claim 12 wherein the step of providing a plurality of conductive balls comprises providing a plurality of solder balls.
Claim 16
Dependent Claim
37 words
The method of claim 8 wherein the step of providing a substrate comprises providing a substrate wherein the plurality of conductive contact portions comprises a plurality of conductive contact castellations formed along the periphery of the substrate.
Claim 17
Independent Claim
258 words
A method of testing a ball grid array semiconductor device comprising the steps of: providing a substrate having a plurality of vias, a first plurality of conductive traces on a first surface, a second plurality of conductive traces on a second surface opposing the first surface, and a plurality of edge contacts, wherein each via of the plurality of vias electrically connects a first conductive trace of the first plurality of conductive traces to a second conductive trace of the second plurality of conductive traces and wherein the each via has an exclusively associated edge contact of the plurality of edge contacts which is electrically connected to the first conductive trace and the second conductive trace such that the exclusively associated edge contact is a redundant electrical connection to the first conductive trace and to the second conductive trace; providing a semiconductor die mounted to the first surface of the substrate and electrically connected to the first plurality of conductive traces; providing a plurality of conductive balls attached to the second surface of the substrate and electrically connected to the second plurality of conductive traces; providing a test socket having a plurality of test contacts; placing the substrate with the semiconductor die mounted thereto and with the plurality of conductive balls attached thereto into the test socket; and biasing the semiconductor die by physically contacting the plurality of edge contacts with the plurality of test contacts and applying power to the semiconductor die without permitting the plurality of test contacts to physically contact the plurality of conductive balls.
Claim 18
Independent Claim
258 words
A method of testing a ball grid array semiconductor device comprising the steps of: providing a substrate having a plurality of vias, a first plurality of conductive traces on a first surface, a second plurality of conductive traces on a second surface opposing the first surface, and a plurality of edge contacts, wherein each via of the plurality of vias electrically connects a first conductive trace of the first plurality of conductive traces to a second conductive trace of the second plurality of conductive traces and wherein the each via has an exclusively associated edge contact of the plurality of edge contacts which is electrically connected to the first conductive trace and the second conductive trace such that the exclusively associated edge contact is a redundant electrical connection to the first conductive trace and to the second conductive trace; providing a semiconductor die mounted to the first surface of the substrate and electrically connected to the first plurality of conductive traces; providing a plurality of conductive balls attached to the second surface of the substrate and electrically connected to the second plurality of conductive traces; providing a test socket having a plurality of test contacts; placing the substrate with the semiconductor die mounted thereto and with the plurality of conductive balls attached thereto into the test socket; and biasing the semiconductor die by physically contacting the plurality of edge contacts with the plurality of test contacts and applying power to the semiconductor die without permitting the plurality of test contacts to physically contact the plurality of conductive balls.
Claim 19
Dependent Claim
35 words
The method of claim 15 wherein the step of providing a substrate comprises providing a substrate wherein the plurality of edge contacts comprises a plurality of conductive castellations formed along a periphery of the substrate.
Claim 20
Dependent Claim
20 words
The method of claim 15 wherein the step of biasing is performed at a temperature in excess of 50° C.
Claim 21
Dependent Claim
15 words
The method of claim 17 wherein the step of biasing comprises burning-in the semiconductor die.
Claim 22
Dependent Claim
16 words
The method of claim 15 wherein the step of biasing comprises functionally testing the semiconductor die.
Claim 23
Dependent Claim
26 words
The method of claim 15 wherein the step of biasing comprises testing the semiconductor die for open circuits and testing the semiconductor die for short circuits.
Claim 24
Dependent Claim
171 words
A ball grid array semiconductor device comprising: a substrate having a periphery, a first plurality of traces, a second plurality of traces, a plurality of vias which electrically connect the first plurality of traces to the second plurality of traces, and a plurality of conductive castellations formed along the periphery, wherein for each via of the plurality of vias there is one exclusively associated conductive castellation of the plurality of conductive castellations such that the each via and its exclusively associated conductive castellation are redundant electrical connections to a trace of the first plurality of traces and to a trace of the second plurality of traces; a semiconductor die mounted to the substrate; electrical connections between the semiconductor die and the first plurality of traces; and a plurality of conductive balls attached to the substrate and electrically connected to the second plurality of traces, wherein each conductive ball of the plurality of conductive balls is associated with a via of the plurality of via and with its exclusively associated conductive castellation.
Claim 25
Dependent Claim
171 words
A ball grid array semiconductor device comprising: a substrate having a periphery, a first plurality of traces, a second plurality of traces, a plurality of vias which electrically connect the first plurality of traces to the second plurality of traces, and a plurality of conductive castellations formed along the periphery, wherein for each via of the plurality of vias there is one exclusively associated conductive castellation of the plurality of conductive castellations such that the each via and its exclusively associated conductive castellation are redundant electrical connections to a trace of the first plurality of traces and to a trace of the second plurality of traces; a semiconductor die mounted to the substrate; electrical connections between the semiconductor die and the first plurality of traces; and a plurality of conductive balls attached to the substrate and electrically connected to the second plurality of traces, wherein each conductive ball of the plurality of conductive balls is associated with a via of the plurality of via and with its exclusively associated conductive castellation.
Claim 26
Dependent Claim
47 words
The ball grid array semiconductor device of claim 21 wherein the semiconductor die has a plurality of bonding pads as input/output terminals of the semiconductor die, and wherein the first plurality of traces includes a trace associated with each bonding pad of the plurality of bonding pads.
Claim 27
Dependent Claim
23 words
The ball grid array semiconductor device of claim 22 wherein the plurality of bonding pads includes all input/output terminals of the semiconductor die.
Claim 28
Dependent Claim
16 words
The ball grid array semiconductor device of claim 21 wherein the substrate is an organic substrate.
Claim 29
Dependent Claim
21 words
The ball grid array semiconductor device of claim 21 wherein the plurality of conductive balls comprises a plurality of solder balls.
Claim 30
Dependent Claim
27 words
The ball grid array semiconductor device of claim 25 wherein the plurality of solder balls is made of solder having a composition approximately that of eutectic solder.
References Cited (Backward Citations)
US4437141A
Cited
US4551746A
Cited
JPS60759A
Cited
US4705205A
Cited
US4975765A
Cited
US5018005A
Cited
US5293067A
Cited
US5258648A
Cited
US5334857A
Cited
US5355283A
Cited
US5518410A
Cited
US5552635A
Cited
US5376010A
Cited
US5446960A
Cited
US5419710A
Cited
US5467253A
Cited
US5537051A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-23 | 2001-09-22 | 2002-03-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-23 | 2005-09-22 | 2006-03-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-23 | 2009-09-22 | 2010-03-24 | $7700.00 | Window Closed / Lapsed |