§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5625580A Expired / Lapsed US ⏱️ 0.0 years remaining

Hardware modeling system and method of use

Assignee: Synopsys Inc
•
Filing: 1994-09-26
•
Granted: 1997-04-29
•
Expires: 2014-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimulus pattern sequences, pin electronics circuitry which is used for driving the pattern sequences on the pattern bus to the hardware modeling element and then sensing the five state values of the hardware modeling element pins, and an adapter that is used for fixturing the hardware modeling element to the pin electronics circuitry with the adapter supporting live insertion into a powered hardware modeling system.

Inventors

  • 👤 Andrew J. Read
  • 👤 Mark S. Papamarcos
  • 👤 Wayne P. Heideman
  • 👤 Robert K. Mardjuki
  • 👤 Robert K. Couch
  • 👤 Peter R. Jaeger
  • 👤 William F. Kappauf
  • 👤 Lawrence C. Widdoes, Jr.
  • 👤 Louis K. Scheffer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 19:16
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31919; G01R31/31928; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33

Claims Analysis

Total Claims: 30
Claim 1
Independent Claim 363 words
A hardware modeling system adapted for coupling to one of a predetermined collection of host computers, the hardware modeling system for evaluating a response of an electronic device or circuitry to stimulation from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host connection means configured for coupling a host computer for transmitting bi-directionally thereon communications between the hardware modeling system and a host computer; b. microprocessor means coupled to the host connection means for controlling programmed operation of the hardware modeling system; c. central timing control means for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing control means coupled to the microprocessor means and a pattern bus means for generating sample strobes for sampling outputs of the pins of the electronic device or circuitry and edge strobes for formatting stimulation patterns; d. pattern bus means coupled to the central timing control means and the microprocessor, the pattern bus means having a first mode of operation for the microprocessor means to access certain circuitry for conducting read and write operations and a second mode of operation for presenting the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. pattern controller means coupled to the pattern bus means for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. pattern memory means coupled to the pattern controller means for storing the stimulation patterns in the pattern memory means in a plurality of memory means bits; g. pin electronics circuitry coupled to the pattern bus means for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of electronic device or circuitry; and h. adaptor means coupled to the pin electronics circuitry and the pins of the electronic device or circuitry, the adaptor means configured for electrically receiving the electronic device or circuitry wherein the adaptor means includes circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 2
Dependent Claim 363 words
A hardware modeling system adapted for coupling to one of a predetermined collection of host computers, the hardware modeling system for evaluating a response of an electronic device or circuitry to stimulation from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host connection means configured for coupling a host computer for transmitting bi-directionally thereon communications between the hardware modeling system and a host computer; b. microprocessor means coupled to the host connection means for controlling programmed operation of the hardware modeling system; c. central timing control means for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing control means coupled to the microprocessor means and a pattern bus means for generating sample strobes for sampling outputs of the pins of the electronic device or circuitry and edge strobes for formatting stimulation patterns; d. pattern bus means coupled to the central timing control means and the microprocessor, the pattern bus means having a first mode of operation for the microprocessor means to access certain circuitry for conducting read and write operations and a second mode of operation for presenting the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. pattern controller means coupled to the pattern bus means for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. pattern memory means coupled to the pattern controller means for storing the stimulation patterns in the pattern memory means in a plurality of memory means bits; g. pin electronics circuitry coupled to the pattern bus means for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of electronic device or circuitry; and h. adaptor means coupled to the pin electronics circuitry and the pins of the electronic device or circuitry, the adaptor means configured for electrically receiving the electronic device or circuitry wherein the adaptor means includes circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 3
Independent Claim 41 words
A method of communicating between a networked hardware modeling system and one of a plurality of simulators running on one of a plurality of computers coupled to the network, comprising the steps of communicating in a simulator-independent manner and responding concurrently.
Claim 4
Independent Claim 41 words
A method of communicating between a networked hardware modeling system and one of a plurality of simulators running on one of a plurality of computers coupled to the network, comprising the steps of communicating in a simulator-independent manner and responding concurrently.
Claim 5
Independent Claim 94 words
A method of testing the functionality of an electronic device or circuitry electrically coupled to pin electronics circuitry of a hardware modeling system, comprising the steps of: a. reading a test vector from a storage device; b. stimulating the electronic device or circuitry with the pin electronics circuitry according to the test vector; c. measuring a response by the electronic device or circuitry to the step of stimulating, thereby forming a measured response; and d. comparing the measured response to a stored predetermined response to determine if the electronic device or circuitry is functional.
Claim 6
Independent Claim 94 words
A method of testing the functionality of an electronic device or circuitry electrically coupled to pin electronics circuitry of a hardware modeling system, comprising the steps of: a. reading a test vector from a storage device; b. stimulating the electronic device or circuitry with the pin electronics circuitry according to the test vector; c. measuring a response by the electronic device or circuitry to the step of stimulating, thereby forming a measured response; and d. comparing the measured response to a stored predetermined response to determine if the electronic device or circuitry is functional.
Claim 7
Dependent Claim 47 words
The method as recited in claim 3, wherein the hardware modeling system has a plurality of electronic devices or circuits coupled thereto with each electronic device or circuitry having at least one pin that is electrically coupled to the pin electronics circuitry of the hardware modeling system.
Claim 8
Independent Claim 50 words
A method of executing hardware diagnostics for a networked hardware modeling system, comprising the steps of controlling execution of the diagnostics remotely from one of a plurality of computers coupled to the network and concurrently transmitting the status of the hardware modeling system to one of the plurality of computers.
Claim 9
Independent Claim 50 words
A method of executing hardware diagnostics for a networked hardware modeling system, comprising the steps of controlling execution of the diagnostics remotely from one of a plurality of computers coupled to the network and concurrently transmitting the status of the hardware modeling system to one of the plurality of computers.
Claim 10
Dependent Claim 62 words
A hardware modeling system for stimulating and sensing a response of electronic devices or circuitry to a stimulus, the hardware modeling system configured for coupling to a plurality of electronic devices or circuitry and comprising a plurality of interfaces each having pin electronics circuitry for driving and sensing low-voltage CMOS electronic devices or circuitry operating at a supply voltage of 3.3 V.
Claim 11
Dependent Claim 62 words
A hardware modeling system for stimulating and sensing a response of electronic devices or circuitry to a stimulus, the hardware modeling system configured for coupling to a plurality of electronic devices or circuitry and comprising a plurality of interfaces each having pin electronics circuitry for driving and sensing low-voltage CMOS electronic devices or circuitry operating at a supply voltage of 3.3 V.
Claim 12
Independent Claim 59 words
A method of configuring a width of memory in a hardware modeling system, wherein the memory is used to store a stimulation pattern sequence for presentation in parallel to pins of an electronic device or circuitry, comprising the steps of coupling a variable number of memory devices in parallel to a pattern bus and storing a stimulation pattern therein.
Claim 13
Independent Claim 59 words
A method of configuring a width of memory in a hardware modeling system, wherein the memory is used to store a stimulation pattern sequence for presentation in parallel to pins of an electronic device or circuitry, comprising the steps of coupling a variable number of memory devices in parallel to a pattern bus and storing a stimulation pattern therein.
Claim 14
Dependent Claim 26 words
The method as recited in claim 7, wherein the width of the memory is configured up to a size for supporting 320-pin electronic devices or circuitry.
Claim 15
Dependent Claim 349 words
A hardware modeling system adapted for coupling to one of a predetermined collection of host computers, the hardware modeling system evaluating a response of an electronic device or circuitry to stimulation from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host network configured for coupling to a host computer for transmitting bi-directionally thereon communications between the hardware modeling system and the host computer; b. microprocessor circuitry coupled to the host network for coupling programmed operation of the hardware modeling system; c. central timing controller for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller coupled to the microprocessor circuitry and a pattern bus for generating sample strobes for sampling outputs of the pins of the electronic device or circuitry and edge strobes for formatting stimulation patterns; d. pattern bus coupled to the microprocessor and the central timing controller, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor circuitry to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus presents the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. pattern controller coupled to the pattern bus for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. pattern memory device coupled to the pattern controller for storing the stimulation patterns in the pattern memory device in a plurality of memory bits; g. pin electronics circuitry coupled to the pattern bus for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of the electronic device or circuitry; and h. an adaptor coupled to the pin electronics circuitry and configured for coupling the electronic device or circuitry to the hardware modeling system, the adaptor having circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 16
Dependent Claim 349 words
A hardware modeling system adapted for coupling to one of a predetermined collection of host computers, the hardware modeling system evaluating a response of an electronic device or circuitry to stimulation from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host network configured for coupling to a host computer for transmitting bi-directionally thereon communications between the hardware modeling system and the host computer; b. microprocessor circuitry coupled to the host network for coupling programmed operation of the hardware modeling system; c. central timing controller for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller coupled to the microprocessor circuitry and a pattern bus for generating sample strobes for sampling outputs of the pins of the electronic device or circuitry and edge strobes for formatting stimulation patterns; d. pattern bus coupled to the microprocessor and the central timing controller, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor circuitry to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus presents the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. pattern controller coupled to the pattern bus for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. pattern memory device coupled to the pattern controller for storing the stimulation patterns in the pattern memory device in a plurality of memory bits; g. pin electronics circuitry coupled to the pattern bus for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of the electronic device or circuitry; and h. an adaptor coupled to the pin electronics circuitry and configured for coupling the electronic device or circuitry to the hardware modeling system, the adaptor having circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 17
Dependent Claim 57 words
A hardware modeling system for stimulating and sensing a response of electronic devices or circuitry to a stimulus, the hardware modeling system coupled to a plurality of electronic devices or circuitry, wherein pin electronics circuitry of the hardware modeling system drives and senses low-voltage CMOS electronic devices or circuitry operating at a supply voltage of 3.3 V.
Claim 18
Dependent Claim 57 words
A hardware modeling system for stimulating and sensing a response of electronic devices or circuitry to a stimulus, the hardware modeling system coupled to a plurality of electronic devices or circuitry, wherein pin electronics circuitry of the hardware modeling system drives and senses low-voltage CMOS electronic devices or circuitry operating at a supply voltage of 3.3 V.
Claim 19
Dependent Claim 333 words
A hardware modeling system for evaluating a response of an electronic device or circuitry to a stimulation pattern received from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host network configured for coupling to a host computer for transmitting bi-directional communications between the hardware modeling system and the host computer; b. a microprocessor coupled for controlling the hardware modeling system; c. a central timing controller coupled to the microprocessor for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller for generating sample strobes for sampling the outputs of the pins of the electronic device or circuitry and generating edge strobes for formatting the stimulation patterns; d. a pattern bus coupled to the central timing controller and the microprocessor, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus is utilized to present the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. a pattern controller coupled to the pattern bus for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. a pattern memory device coupled to the pattern controller for storing the stimulation patterns in the pattern memory device in a plurality of memory bits; g. pin electronics circuitry coupled to the pattern bus for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of the electronic device or circuitry; and h. an adaptor coupled to the pin electronics circuitry and configured for coupling the electronic device or circuitry to the hardware modeling system, the adaptor having circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 20
Dependent Claim 333 words
A hardware modeling system for evaluating a response of an electronic device or circuitry to a stimulation pattern received from the hardware modeling system, with pins of the electronic device or circuitry being electrically coupled to pin drivers of the hardware modeling system, comprising: a. a host network configured for coupling to a host computer for transmitting bi-directional communications between the hardware modeling system and the host computer; b. a microprocessor coupled for controlling the hardware modeling system; c. a central timing controller coupled to the microprocessor for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller for generating sample strobes for sampling the outputs of the pins of the electronic device or circuitry and generating edge strobes for formatting the stimulation patterns; d. a pattern bus coupled to the central timing controller and the microprocessor, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus is utilized to present the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; e. a pattern controller coupled to the pattern bus for controlling stimulation pattern sequencing and delivery of stimulation patterns to the pattern bus; f. a pattern memory device coupled to the pattern controller for storing the stimulation patterns in the pattern memory device in a plurality of memory bits; g. pin electronics circuitry coupled to the pattern bus for driving and sensing the pins of the electronic device or circuitry, and the pin electronics circuitry providing sensing of at least four states of the pins of the electronic device or circuitry; and h. an adaptor coupled to the pin electronics circuitry and configured for coupling the electronic device or circuitry to the hardware modeling system, the adaptor having circuitry for supporting live-insertion into a powered hardware modeling system.
Claim 21
Dependent Claim 308 words
A hardware modeling system for evaluating an electronic device or circuitry by generating a stimulation pattern, coupling the stimulation pattern to the electronic device or circuitry and sensing a response therefrom, the electronic device or circuitry having a plurality of electrical contacts, and further wherein the hardware modeling system is adapted to be coupled for bi-directional communications to a host network, the hardware modeling system comprising: a. a central processing unit (CPU) coupled for controlling the hardware modeling system; b. a central timing controller coupled to receive control signals from the CPU for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller for generating sample strobes for sampling outputs of the electronic device or circuitry and generating edge strobes for exercising the electronic device or circuitry, the central timing controller also coupled to provide the response to the host network; c. a pattern bus coupled to the central timing controller and the microprocessor, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus is utilized to present the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; d. a pattern generator including: (1) a pattern memory device for storing the stimulation pattern; and (2) a pattern controller coupled for control by the central timing controller for retrieving the stimulation pattern and providing the stimulation pattern to the bus according to the edge strobes; and e. an interface circuit bi-directionally coupled to receive the stimulation pattern from the bus for providing the stimulation pattern to the electronic device or circuitry and for sensing signals applied by the electronic device or circuitry to the contacts.
Claim 22
Dependent Claim 308 words
A hardware modeling system for evaluating an electronic device or circuitry by generating a stimulation pattern, coupling the stimulation pattern to the electronic device or circuitry and sensing a response therefrom, the electronic device or circuitry having a plurality of electrical contacts, and further wherein the hardware modeling system is adapted to be coupled for bi-directional communications to a host network, the hardware modeling system comprising: a. a central processing unit (CPU) coupled for controlling the hardware modeling system; b. a central timing controller coupled to receive control signals from the CPU for generating timing signals for controlling timing of operations of the hardware modeling system, the central timing controller for generating sample strobes for sampling outputs of the electronic device or circuitry and generating edge strobes for exercising the electronic device or circuitry, the central timing controller also coupled to provide the response to the host network; c. a pattern bus coupled to the central timing controller and the microprocessor, the pattern bus having a first mode of operation wherein the pattern bus allows the microprocessor to access certain circuitry for conducting read and write operations and a second mode of operation wherein the pattern bus is utilized to present the stimulation patterns to the pins of the electronic device or circuitry which is electrically coupled to the hardware modeling system; d. a pattern generator including: (1) a pattern memory device for storing the stimulation pattern; and (2) a pattern controller coupled for control by the central timing controller for retrieving the stimulation pattern and providing the stimulation pattern to the bus according to the edge strobes; and e. an interface circuit bi-directionally coupled to receive the stimulation pattern from the bus for providing the stimulation pattern to the electronic device or circuitry and for sensing signals applied by the electronic device or circuitry to the contacts.
Claim 23
Dependent Claim 32 words
The hardware modeling system according to claim 12, further comprising an adaptor coupled to the interface circuit for supporting live-insertion of the electronic device or circuitry into a powered hardware modeling system.
Claim 24
Dependent Claim 50 words
The hardware modeling system according to claim 12, wherein the bus has a first mode of operation for the CPU to access certain circuitry for conducting read and write operations and a second mode of operation for presenting the stimulation patterns to the contacts of the electronic device or circuitry.
Claim 25
Dependent Claim 38 words
The hardware modeling system according to claim 12, further adapted to be one of a plurality of concurrently accessible networked hardware modeling systems coupled to an electronic device or circuity for concurrent access by a networked host computer.
Claim 26
Dependent Claim 43 words
The hardware modeling system according to claim 12, wherein the interface circuit has specific circuitry associated with individual pins of the electronic device or circuitry for determining whether a selected pin is in a driving low state, driving high state, or non-driving state.
Claim 27
Dependent Claim 29 words
The hardware modeling system according to claim 12, wherein the interface circuitry drives and senses low-voltage CMOS electronic devices or circuitry operating at a supply voltage of 3.3 V.
Claim 28
Dependent Claim 34 words
The hardware modeling system according to claim 12, wherein the interface circuit drives and senses the contacts of the electronic device or circuitry and provides sensing of at least four states of the contacts.
Claim 29
Dependent Claim 54 words
The hardware modeling system according to claim 17, wherein the interface circuitry has specific circuitry associated with individual pins of the electronic device or circuitry for the voltage of a selected pin to be independently programmed, and at the same time, automatically compare the voltage of the pin with at least two reference voltages.
Claim 30
Dependent Claim 54 words
The hardware modeling system according to claim 17, wherein the interface circuitry has specific circuitry associated with individual pins of the electronic device or circuitry for the voltage of a selected pin to be independently programmed, and at the same time, automatically compare the current into the pin with at least two reference currents.

References Cited (Backward Citations)

US3016698A Cited
US3287703A Cited
US3287702A Cited
US3473160A Cited
US4055801A Cited
US3720131A Cited
US3728534A Cited
US3854125A Cited
US3764995A Cited
GB1444084A Cited
US3832535A Cited
US3913070A Cited
US3902050A Cited
US3928730A Cited
US3922537A Cited
US3976940A Cited
US4020469A Cited
US4032899A Cited
US4102491A Cited
US4032893A Cited
US4365295A Cited
US4092589A Cited
US4216533A Cited
US4168796A Cited
US4236246A Cited
US4306286A Cited
US4357678A Cited
US4386403A Cited
US4459694A Cited
US4404635A Cited
US4510602A Cited
US4517661A Cited
US4450560A Cited
US4488354A Cited
US4456880A Cited
US4503386A Cited
US4656580A Cited
US4525789A Cited
US4541071A Cited
US4539564A Cited
US4527249A Cited
US4613940A Cited
US4544882A Cited
US4527115A Cited
US4594544A Cited
US4578761A Cited
US4644487A Cited
US4791602A Cited
US4590581A Cited
US4590581B1 Cited
US4635218A Cited
US4612618A Cited
US4621339A Cited
US4587625A Cited
US4635259A Cited
US4646299A Cited
US4593363A Cited
US4577276A Cited
US4600846A Cited
US4675832A Cited
US4656592A Cited
US4695968A Cited
US4656632A Cited
US4675673A Cited
US4628471A Cited
US4870302A Cited
US4714875A Cited
US4639664A Cited
US4764925A Cited
US4633417A Cited
US4695999A Cited
US4949275A Cited
US4782440A Cited
US4806852A Cited
US4695740A Cited
US4642487A Cited
US4713557A Cited
US4686627A Cited
US4725970A Cited
US5023775A Cited
US4697241A Cited
US4752887A Cited
US4761768A Cited
US4766569A Cited
US4864165A Cited
US4747102A Cited
US4674089A Cited
US4942536A Cited
US4740919A Cited
US4935734A Cited
US4725835A Cited
US4882690A Cited
US4803636A Cited
US4722084A Cited
US4845633A Cited
US4700187A Cited
US4931723A Cited
US4763288A Cited
US4763289A Cited
US4769817A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-04-28 2000-10-28 2001-04-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-04-28 2004-10-28 2005-04-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-04-28 2008-10-28 2009-04-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag