Patent US6566699B2 successfully refreshed from Google Patents.
US6566699B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
Assignee: Spansion Israel Ltd
•
Filing: 2001-08-28
•
Granted: 2003-05-20
•
Expires: 2021-08-28
Abstract
Abstract A method of enhancing erasure of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer includes programming the cell to minimize the width of a trapping region within the charge trapping layer by reading with a minimum voltage on the gate in a direction opposite that of programming.
Inventors
- 👤 Boaz Eitan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:25
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/14; H; H10; H10D; H10D30/00; H10D30/60; H10D30/69; H10D64/00; H10D64/01; H10D64/031; H10D64/037; G11C16/26
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
60 words
A method of enhancing erasure of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer, the method comprising: programming said cell to minimize the width of a trapping region within said charge trapping layer by reading with a minimum voltage on said gate in a direction opposite that of programming.
Claim 2
Independent Claim
60 words
A method of enhancing erasure of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer, the method comprising: programming said cell to minimize the width of a trapping region within said charge trapping layer by reading with a minimum voltage on said gate in a direction opposite that of programming.
Claim 3
Independent Claim
62 words
A method of enhancing endurance of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer, the method comprising: programming said cell to have a minimum width charge trapping region within said charge trapping layer; and reading said cell with a minimum voltage on said gate in a direction opposite that of programming.
Claim 4
Independent Claim
62 words
A method of enhancing endurance of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer, the method comprising: programming said cell to have a minimum width charge trapping region within said charge trapping layer; and reading said cell with a minimum voltage on said gate in a direction opposite that of programming.
Claim 5
Independent Claim
53 words
A method of operating a cell having a non-conductive charge trapping layer, the method comprising: programming said cell to have a narrow charge trapping region within said charge trapping layer; reading said cell in a direction opposite that of programming; and erasing said cell such that said cell does not enter deep depletion.
Claim 6
Independent Claim
53 words
A method of operating a cell having a non-conductive charge trapping layer, the method comprising: programming said cell to have a narrow charge trapping region within said charge trapping layer; reading said cell in a direction opposite that of programming; and erasing said cell such that said cell does not enter deep depletion.
Claim 7
Dependent Claim
125 words
A programmable, read only memory device comprising: two diffusion areas in a substrate and a channel formed therebetween; a first insulating layer having a given thickness; a non-conducting charge trapping layer having a thickness of 100 angstroms or less overlaying said first insulating layer; and a second insulating layer having a thickness that is the same magnitude of order as said first insulating layer, that overlays said charge trapping layer; and a gate at least above said second insulating layer, wherein said device is adapted to be read in a direction opposite to that in which it was programmed, and wherein said device is adapted to be programmed with a voltage on one diffusion area which is substantially lower than a voltage on said gate.
Claim 8
Dependent Claim
125 words
A programmable, read only memory device comprising: two diffusion areas in a substrate and a channel formed therebetween; a first insulating layer having a given thickness; a non-conducting charge trapping layer having a thickness of 100 angstroms or less overlaying said first insulating layer; and a second insulating layer having a thickness that is the same magnitude of order as said first insulating layer, that overlays said charge trapping layer; and a gate at least above said second insulating layer, wherein said device is adapted to be read in a direction opposite to that in which it was programmed, and wherein said device is adapted to be programmed with a voltage on one diffusion area which is substantially lower than a voltage on said gate.
Claim 9
Dependent Claim
18 words
A device according to claim 4 and wherein said diffusion areas are symmetric with respect to each other.
Claim 10
Dependent Claim
43 words
A device according to claim 4 and wherein charge is storable in a charge storage area of said charge trapping layer, the width of said charge storage area being narrow enough to enable stored charge to be erased from said charge storage area.
Claim 11
Independent Claim
122 words
A method of programming and reading a programmable read only memory (PROM) cell, said PROM cell having a semiconducting substrate, source, drain with a channel therebetween and a gate above said channel at least partially separated therefrom by a nonconducting charge trapping material sandwiched between first and second silicon dioxide layers, said method comprising: applying programming voltages to said drain and said gate and grounding said source, wherein said programming voltage on said drain is substantially lower than said programming voltage on said gate; and reading in a reverse direction by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows through said memory device from said source to said drain.
Claim 12
Independent Claim
122 words
A method of programming and reading a programmable read only memory (PROM) cell, said PROM cell having a semiconducting substrate, source, drain with a channel therebetween and a gate above said channel at least partially separated therefrom by a nonconducting charge trapping material sandwiched between first and second silicon dioxide layers, said method comprising: applying programming voltages to said drain and said gate and grounding said source, wherein said programming voltage on said drain is substantially lower than said programming voltage on said gate; and reading in a reverse direction by applying read voltages to said source and said gate and grounding said drain, and subsequently sensing whether or not current flows through said memory device from said source to said drain.
Claim 13
Dependent Claim
96 words
The method according to claim 7 , wherein a lower limit for said reading voltage applied to said gate during said step of reading said cell is the voltage at which sufficient inversion is generated in said channel whereby the unprogrammed state can be sensed, an upper limit for said reading voltage applied to said gate during said step of reading said cell is the voltage at which the voltage across a region of said channel beneath the trapped charge in said storage is below the voltage applied to said source during reading of said cell.
References Cited (Backward Citations)
GB1297899A
Cited
US3895360A
Cited
US4016588A
Cited
US4017888A
Cited
US4151021A
Cited
US4173766A
Cited
US4173791A
Cited
US4257832A
Cited
US4360900A
Cited
US4306353A
Cited
US4342149A
Cited
US4471373A
Cited
US4380057A
Cited
US4521796A
Cited
US4527257A
Cited
US4586163A
Cited
US4613956A
Cited
US4769340A
Cited
US4630085A
Cited
GB2157489A
Cited
US4667217A
Cited
US4742491A
Cited
US4847808A
Cited
US5168334A
Cited
US4780424A
Cited
US4870470A
Cited
US5021999A
Cited
US5159570A
Cited
US5434825A
Cited
US4941028A
Cited
US5293563A
Cited
US5172338A
Cited
US5172338B1
Cited
US5104819A
Cited
US5075245A
Cited
US5394355A
Cited
US5345425A
Cited
US5214303A
Cited
US5424567A
Cited
US5359554A
Cited
US5414693A
Cited
US5305262A
Cited
US5175120A
Cited
US5311049A
Cited
US5349221A
Cited
US5338954A
Cited
US5260593A
Cited
US5455793A
Cited
US5654568A
Cited
US5324675A
Cited
US5295108A
Cited
US5496753A
Cited
US5426605A
Cited
US5412601A
Cited
US5450341A
Cited
US5450354A
Cited
US5841700A
Cited
US5418743A
Cited
US5422844A
Cited
US5436481A
Cited
US5424978A
Cited
US5393701A
Cited
US5350710A
Cited
US5477499A
Cited
US5440505A
Cited
US5592417A
Cited
US5606523A
Cited
US5418176A
Cited
US5467308A
Cited
US5726946A
Cited
US5712814A
Cited
US5760445A
Cited
US5973373A
Cited
US5836772A
Cited
US5523251A
Cited
US5599727A
Cited
US5825686A
Cited
US5801076A
Cited
US5518942A
Cited
US5812449A
Cited
US5553018A
Cited
US5656513A
Cited
EP0751560B1
Cited
US6034896A
Cited
US5903031A
Cited
US5751037A
Cited
US5787036A
Cited
US5847441A
Cited
US5754475A
Cited
US5793079A
Cited
US5768192A
Cited
US6137718A
Cited
US5864164A
Cited
US5946558A
Cited
US5870335A
Cited
US6028324A
Cited
US6018186A
Cited
US6011725A
Cited
US5963412A
Cited
US6020241A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-05-19 | 2006-11-18 | 2007-05-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-05-19 | 2010-11-18 | 2011-05-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-05-19 | 2014-11-18 | 2015-05-20 | $7700.00 | Window Closed / Lapsed |