Semiconductor memory device having an insulating film and a trap film joined in a channel region
Abstract
Abstract A semiconductor memory device and a method for producing the same are provided, wherein memory cells, in each of which a MONOS- or MNOS-type memory transistor is combined with an enhancement transistor in a reduced cell area, are arranged in a matrix configuration. With such a device and a method, an extremely high integration of memory cells can be realized with a reduced production cost. The semiconductor memory device of the present invention includes a gate insulating film and a trap film which are joinedly formed on a channel region of a semiconductor substrate of a first conductive type. A gate electrode extends over the two films. Source/drain regions are formed on opposite sides of the gate electrode
Inventors
- 👤 Noriyuki Shimoji
Bibliographic Details
Claims Analysis
Total Claims: 8References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-08-15 | 1998-02-14 | 1998-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-08-15 | 2002-02-14 | 2002-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-08-15 | 2006-02-14 | 2006-08-16 | $7700.00 | Window Closed / Lapsed |