US5168334A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile semiconductor memory
Assignee: Texas Instruments Inc
•
Filing: 1991-01-16
•
Granted: 1992-12-01
•
Expires: 2011-01-16
Abstract
Abstract A small-area single-transistor EEPROM memory cell includes buried bit lines (44,46) extending through the array and connecting together many memory cells. Formed above a channel area (25) and between the bit lines (44,46) are oxide-nitride-oxide layers (50,52,54) for providing isolation between overlying polysilicon word lines (56, 66) and the underlying conduction channel (25). The nitride layer (52) provides the charge retention mechanism for programming the memory cell. The word lines (56, 66) provide electrical contact to a number of memory cells in the row. Electrical contact is made to the word lines (56, 66) by metal contacts (68, 70), and to the bit lines (44,46) by metal contacts (72, 74) at the array periphery, thereby avoiding metal contacts to every memory cell of the array. A EEPROM memory cell of 4-5.2 microns can be fabricated.
Inventors
- 👤 Allan T. Mitchell
- 👤 Bert R. Riemenschneider
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 21:40
CPC Classifications
H; H10; H10B; H10B43/00; H10B43/30; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/69
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
250 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of associated bit lines and a single associated word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of bit lines extending in a first direction across said substrate, said pair of bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; and a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material.
Claim 2
Dependent Claim
250 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of associated bit lines and a single associated word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of bit lines extending in a first direction across said substrate, said pair of bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; and a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material.
Claim 3
Dependent Claim
18 words
The device of claim 1 wherein each of said plurality of word lines is comprised of polycrystalline silicon.
Claim 4
Dependent Claim
18 words
The device of claim 1 wherein each of said plurality of word lines is comprised of a metal.
Claim 5
Dependent Claim
232 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of associated bit lines and a single associated word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of bit lines extending in a first direction across said substrate, said pair of bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; and a plurality of word lines extending across said substrate in a second direction and crossing over said bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material.
Claim 6
Dependent Claim
232 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of associated bit lines and a single associated word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of bit lines extending in a first direction across said substrate, said pair of bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; and a plurality of word lines extending across said substrate in a second direction and crossing over said bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material.
Claim 7
Dependent Claim
18 words
The device of claim 4 wherein each of said plurality of word lines is comprised of polycrystalline silicon.
Claim 8
Dependent Claim
18 words
The device of claim 4 wherein each of said plurality of word lines is comprised of a metal.
Claim 9
Dependent Claim
314 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said associated bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for creating in the channel region, near one of the associated bit lines, free electrons that are attracted toward and are collected within the silicon nitride layer only near the one of the associated bit lines.
Claim 10
Dependent Claim
314 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said associated bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for creating in the channel region, near one of the associated bit lines, free electrons that are attracted toward and are collected within the silicon nitride layer only near the one of the associated bit lines.
Claim 11
Dependent Claim
63 words
An electrically programmable read-only memory device, in accordance with claim 7, wherein the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for drawing the collected free electrons out of the silicon nitride layer near the one of the associated bit lines to recombine in the channel region.
Claim 12
Dependent Claim
302 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said associated bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material, and the pair of associated bit lines and the single associated word line for each of the memory cells are arranged to receive a set of potentials for drawing collected free electrons out of the nitride layer near one of the associated bit lines to recombine in the channel region.
Claim 13
Dependent Claim
302 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer is above said substrate, said charge trapping layer comprising a thin silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of straight parallel edge word lines extending across said substrate in a second direction and crossing over said associated bit lines and transistor channel regions, each of said word lines having both edges straight and parallel and being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material, and the pair of associated bit lines and the single associated word line for each of the memory cells are arranged to receive a set of potentials for drawing collected free electrons out of the nitride layer near one of the associated bit lines to recombine in the channel region.
Claim 14
Dependent Claim
296 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thick silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of word lines extending across said substrate in a second direction and crossing over said associated bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for creating in the channel region, near one of the associated bit lines, free electrons that are attracted toward and are collected within the silicon nitride layer only near the one of the associated bit lines.
Claim 15
Dependent Claim
296 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thick silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of word lines extending across said substrate in a second direction and crossing over said associated bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for creating in the channel region, near one of the associated bit lines, free electrons that are attracted toward and are collected within the silicon nitride layer only near the one of the associated bit lines.
Claim 16
Dependent Claim
63 words
An electrically programmable read-only memory device, in accordance with claim 10, wherein the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for drawing the collected free electrons out of the silicon nitride layer near the one of the associated bit lines to recombine in the channel region.
Claim 17
Dependent Claim
284 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thick silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of word lines extending across said substrate in a second direction and crossing over said associated bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for drawing collected free electrons out of the silicon nitride layer near one of the associated bit lines to recombine in the channel region.
Claim 18
Dependent Claim
284 words
An electrically programmable read-only memory device having an array of single transistor memory cells wherein each of said cells is read, programmed, and erased through a pair of bit lines and a single word line, the memory device comprising: a semiconductor substrate; each memory cell including: a pair of associated bit lines extending in a first direction across said substrate, said pair of associated bit lines comprising doped conductive regions of said substrate; a pair of thick insulating layers overlaying and covering only said pair of associated bit lines, the portion of the surface of said substrate lying between said pair of thick insulating layers defined as the channel region of a single transistor; a charge trapping layer formed on said channel regions and said thick insulating layers for a plurality of memory cells, said charge trapping layer being substantially thinner above said substrate than said thick insulating layer, said charge trapping layer comprising a thick silicon nitride layer sandwiched between two thin layers of silicon oxide; a plurality of word lines extending across said substrate in a second direction and crossing over said associated bit lines, each of said word lines being separated from said substrate by said charge trapping layer and said thick insulating layer above said associated bit lines and being separated from said transistor channel regions by said charge trapping layer, said plurality of word lines comprising a conductive material; and the pair of associated bit lines and the single word line for each of the memory cells are arranged to receive a set of potentials for drawing collected free electrons out of the silicon nitride layer near one of the associated bit lines to recombine in the channel region.
References Cited (Backward Citations)
US4373248A
Cited
US4377818A
Cited
US4360900A
Cited
WO1981000790A1
Cited
US4451904A
Cited
JPS58212180A
Cited
US4768080A
Cited
US4597060A
Cited
US4774556A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-12-01 | 1996-06-01 | 1996-12-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-12-01 | 2000-06-01 | 2000-12-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-12-01 | 2004-06-01 | 2004-12-01 | $7700.00 | Window Closed / Lapsed |