US5477475A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for emulating a circuit design using an electrically reconfigurable hardware emulation apparatus
Assignee: Cadence Design Systems Inc
•
Filing: 1994-07-11
•
Granted: 1995-12-19
•
Expires: 2014-07-11
Abstract
Abstract A system for physical emulation of electronic circuits or systems includes a data entry workstation where a user may input data representing the circuit or system configuration. This data is converted to a form suitable for programming an array of programmable gate elements provided with a richly interconnected architecture. Provision is made for externally connecting VLSI devices or other portions of a user's circuit or system. a network of internal probing interconnections is made available by utilization of unused circuit paths in the programmable gate arrays.
Inventors
- 👤 Stephen P. Sample
- 👤 Michael R. D'Amour
- 👤 Thomas S. Payne
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:34
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F30/3308; G06F30/331
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
227 words
A method for emulating a circuit design in an electrically reconfigurable hardware emulation apparatus, the circuit design characterized by functional circuit components with circuit connections therebetween, the emulation apparatus including electrically reconfigurable devices with reprogrammable functional logic elements capable of performing the functions of the circuit components in the circuit design, the emulation apparatus also including reprogrammable electrically conductive paths capable of reconfigurably interconnecting selected electrically reconfigurable devices such that functional logic elements in one of the selected electrically reconfigurable devices can be electrically coupled to functional logic elements in another of the selected electrically reconfigurable devices, said method comprising the steps of: electronically generating a netlist description of the circuit components and circuit connections in the circuit design; partitioning said netlist description by algorithmically assigning the circuit components in said netlist description to partitions which respectively correspond to the selected electrically reconfigurable devices; routing said partitioned netlist description among the selected electrically reconfigurable devices by algorithmically assigning reprogrammable electrically conductive paths to interconnect the selected electrically reconfigurable devices so as to complete the circuit connections between the circuit components in said netlist description; and generating configuration information which programs functional logic elements in the selected electrically reconfigurable devices and reprogrammable electrically conductive paths to implement the circuit component functions and circuit connections of the circuit design as partitioned and routed in said partitioning and routing steps.
Claim 2
Independent Claim
227 words
A method for emulating a circuit design in an electrically reconfigurable hardware emulation apparatus, the circuit design characterized by functional circuit components with circuit connections therebetween, the emulation apparatus including electrically reconfigurable devices with reprogrammable functional logic elements capable of performing the functions of the circuit components in the circuit design, the emulation apparatus also including reprogrammable electrically conductive paths capable of reconfigurably interconnecting selected electrically reconfigurable devices such that functional logic elements in one of the selected electrically reconfigurable devices can be electrically coupled to functional logic elements in another of the selected electrically reconfigurable devices, said method comprising the steps of: electronically generating a netlist description of the circuit components and circuit connections in the circuit design; partitioning said netlist description by algorithmically assigning the circuit components in said netlist description to partitions which respectively correspond to the selected electrically reconfigurable devices; routing said partitioned netlist description among the selected electrically reconfigurable devices by algorithmically assigning reprogrammable electrically conductive paths to interconnect the selected electrically reconfigurable devices so as to complete the circuit connections between the circuit components in said netlist description; and generating configuration information which programs functional logic elements in the selected electrically reconfigurable devices and reprogrammable electrically conductive paths to implement the circuit component functions and circuit connections of the circuit design as partitioned and routed in said partitioning and routing steps.
Claim 3
Dependent Claim
79 words
An emulation method as set forth in claim 1, wherein said step of electronically generating a netlist description includes the further steps of: creating a library file containing information about the characteristics of the circuit components in the circuit design; creating a schematics data file representing the circuit design; converting said schematics data file into a netlist file; and linking the contents of said netlist file with said information from said library file to form a gate level netlist.
Claim 4
Dependent Claim
37 words
An emulation method as set forth in claim 1, wherein said contents of said netlist file are first read by a netlist parser and then hierarchically expanded before being linked with said information from said library file.
Claim 5
Dependent Claim
59 words
An emulation method as set forth in claim 1, wherein the electrically reconfigurable hardware emulation apparatus further includes fixed resources in the form of external I/O connections, VSLI connections and connections to memory devices, and said step of partitioning said netlist description includes the further step of algorithmically assigning the fixed resources to at least one of said partitions.
Claim 6
Dependent Claim
60 words
An emulation method as set forth in claim 1, wherein said step of partitioning said netlist description includes the further steps of: dividing the circuit components in said netlist description into bins; and iteratively continuing said step of dividing until the number of said bins equals the number of said partitions which respectively correspond to the selected electrically reconfigurable devices.
Claim 7
Dependent Claim
92 words
An emulation method as set forth in claim 4, wherein said step of dividing includes the further steps of: establishing a threshold number for circuit connections traversing the boundary of a bin; determining a cutset size for each bin, which cutset size equals the actual number of circuit connections traversing the boundary of said bin; comparing said cutset size for each bin with said threshold number; and moving selected circuit components from bins with a cutset size exceeding said threshold to bins with a cutset size which does not exceed said threshold.
Claim 8
Dependent Claim
47 words
An emulation method as set forth in claim 1, including the further step of performing a timing analysis with said configuration information prior to implementing the circuit component functions and circuit connections of the circuit design in the selected electrically reconfigurable devices and reprogrammable electrically conductive paths.
Claim 9
Dependent Claim
77 words
An emulation method as set forth in claim 1, wherein the functional logic elements in the electrically reconfigurable devices are programmed by serial data input into the electrically reconfigurable devices, said step of generating configuration information including the further steps of: providing said configuration information in the form of data bytes; and converting said data bytes into a serial data stream which is directed to the electrically reconfigurable devices containing the functional logic elements to be programmed.
Claim 10
Dependent Claim
101 words
An emulation method as set forth in claim 7, wherein the electrically reconfigurable devices have provisions for receiving strobe signals and clock signals in addition to serial data for programming the functional logic elements, said emulation method including the further steps of: generating address information identifying selected electrically reconfigurable devices containing functional logic elements to be programmed; generating strobe signals which respectively enable the electrically reconfigurable devices identified by said address information to receive said serial data stream; and generating clocking signals which clock successive portions of said serial data stream into respective electrically reconfigurable devices identified by said address information.
References Cited (Backward Citations)
US3106698A
Cited
US3287703A
Cited
US3287702A
Cited
US3473160A
Cited
US4020469A
Cited
US4306286A
Cited
US4386403A
Cited
US4488354A
Cited
US4503386A
Cited
JPS58205870A
Cited
US4656580A
Cited
US4541071A
Cited
JPS59161839A
Cited
US4578761A
Cited
US4791602A
Cited
US4612618A
Cited
US4621339A
Cited
US4593363A
Cited
US4577276A
Cited
US4675832A
Cited
US4656592A
Cited
US4870302A
Cited
US4695999A
Cited
US4949275A
Cited
US4642487A
Cited
US5023775A
Cited
US4758985A
Cited
US4706216A
Cited
US4752887A
Cited
US4697241A
Cited
US4747102A
Cited
US4942536A
Cited
US4740919A
Cited
GB2180382A
Cited
US4935734A
Cited
US4882690A
Cited
US4803636A
Cited
US4722084A
Cited
GB2182220A
Cited
US4700187A
Cited
US4918594A
Cited
US4835705A
Cited
US4744084A
Cited
US4823276A
Cited
US4862347A
Cited
US4777606A
Cited
US4787061A
Cited
US4945503A
Cited
US4768196A
Cited
US4918440A
Cited
US4811214A
Cited
US4786904A
Cited
US4682440A
Cited
US4849928A
Cited
US4942615A
Cited
US4924429A
Cited
US4827427A
Cited
US4965739A
Cited
US4908772A
Cited
US4849904A
Cited
US4815003A
Cited
US5093920A
Cited
US4951220A
Cited
US4901260A
Cited
US4876466A
Cited
JPH01154251A
Cited
US5046017A
Cited
US4922432A
Cited
US4931946A
Cited
US4914612A
Cited
US5003487A
Cited
US4901259A
Cited
US5041986A
Cited
US5036473A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-18 | 1999-06-19 | 1999-12-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-18 | 2003-06-19 | 2003-12-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-18 | 2007-06-19 | 2007-12-19 | $7700.00 | Window Closed / Lapsed |