Patent US5463331A successfully refreshed from Google Patents.
US5463331A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable slew rate CMOS buffer and transmission line driver with temperature compensation
Assignee: National Semiconductor Corp
•
Filing: 1995-02-02
•
Granted: 1995-10-31
•
Expires: 2015-02-02
Abstract
Abstract A driver for providing binary signals from a data system to a transmission line is disclosed. The driver includes a first field-effect transistor (FET) coupled between an output node and ground for conducting current from the output node to ground. The output node is connectable to the transmission line. An initial charging stage provides an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period. The initial charging time period has a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET. A main charging stage provides a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period. A discharging stage provides a discharging current from the gate of the first FET to ground. Finally, a temperature compensation circuit is coupled to the initial charging stage, the main charging stage, and the discharging stage for adjusting the level of the initial charging current, the main charging current, and the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period.
Inventors
- 👤 James R. Kuo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 18:20
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
158 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period, the main charging stage including a first logic circuit, responsive to the data system, for setting the main charging time period, the first logic circuit having a propagation delay time that is approximately equal to the main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and programming circuitry for programming the length of the main charging time period by adjusting the propagation delay time of the first logic circuit.
Claim 2
Dependent Claim
158 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period, the main charging stage including a first logic circuit, responsive to the data system, for setting the main charging time period, the first logic circuit having a propagation delay time that is approximately equal to the main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and programming circuitry for programming the length of the main charging time period by adjusting the propagation delay time of the first logic circuit.
Claim 3
Dependent Claim
73 words
A driver according to claim 1, wherein the main charging stage comprises: a second FET for conducting the main charging current; and a second logic circuit, responsive to the first logic circuit and the data system, for providing a main pulse to the gate of the second FET, the second logic circuit generating the main pulse for a length of time approximately equal to the propagation delay time of the first logic circuit.
Claim 4
Dependent Claim
224 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and programming circuitry for programming the length of the main charging time period; wherein the main charging stage includes: a second FET for conducting the main charging current; and main stage pulse generation circuitry for providing a main pulse to the gate of the second FET, the main pulse having a length approximately equal to the main charging time period; wherein the main stage pulse generation circuitry includes: a first CMOS inverter having an input, an output, and a propagation delay that can be adjusted by the programming circuitry, the first CMOS inverter including a first p-channel transistor connected in series with a first n-channel transistor, the gates of the first p-channel transistor and the first n-channel transistor being coupled together to form the input for the first CMOS inverter.
Claim 5
Dependent Claim
224 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and programming circuitry for programming the length of the main charging time period; wherein the main charging stage includes: a second FET for conducting the main charging current; and main stage pulse generation circuitry for providing a main pulse to the gate of the second FET, the main pulse having a length approximately equal to the main charging time period; wherein the main stage pulse generation circuitry includes: a first CMOS inverter having an input, an output, and a propagation delay that can be adjusted by the programming circuitry, the first CMOS inverter including a first p-channel transistor connected in series with a first n-channel transistor, the gates of the first p-channel transistor and the first n-channel transistor being coupled together to form the input for the first CMOS inverter.
Claim 6
Dependent Claim
56 words
A driver according to claim 3, wherein the main stage pulse generation circuitry further comprises: a NAND gate having an output coupled to the gate of the second FET, an input coupled to the output of the first CMOS inverter, and another input coupled to a driver input node for receiving data from the data system.
Claim 7
Dependent Claim
46 words
A driver according to claim 3, wherein the programming circuitry comprises: a third FET connected in series with the first p-channel transistor and the first n-channel transistor of the first CMOS inverter; and a current generation circuit for controlling the gate voltage of the third FET.
Claim 8
Dependent Claim
29 words
A driver according to claim 5, wherein the programming circuitry further comprises: a programmable current transfer and modification stage for selectively programming the gate voltage of the third FET.
Claim 9
Dependent Claim
105 words
A driver according to claim 5, wherein the current generation stage has a positive temperature coefficient and comprises: a fourth field-effect transistor (FET); a fifth FET having a larger current conducting channel than the current conducting channel of the fourth FET, the fifth FET having its gate coupled to the gate of the fourth FET; a first resistor coupled between a first node that is common with the source of the fourth FET and a second node that is common with the source of the fifth FET; and current generating circuitry for generating and maintaining substantially equal drain currents in the fourth and fifth FETs.
Claim 10
Dependent Claim
193 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period, the main charging stage including a first logic circuit, responsive to the data system, for setting the main charging time period, the first logic circuit having a propagation delay time that is approximately equal to the main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the main charging stage and the discharging stage for adjusting the level of the main charging current and the level of the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period by adjusting the propagation delay time of the first logic circuit.
Claim 11
Dependent Claim
193 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period, the main charging stage including a first logic circuit, responsive to the data system, for setting the main charging time period, the first logic circuit having a propagation delay time that is approximately equal to the main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the main charging stage and the discharging stage for adjusting the level of the main charging current and the level of the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period by adjusting the propagation delay time of the first logic circuit.
Claim 12
Dependent Claim
73 words
A driver according to claim 8, wherein the main charging stage comprises: a second FET for conducting the main charging current; and a second logic circuit, responsive to the first logic circuit and the data system, for providing a main pulse to the gate of the second FET, the second logic circuit generating the main pulse for a length of time approximately equal to the propagation delay time of the first logic circuit.
Claim 13
Dependent Claim
302 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the main charging stage and the discharging stage for adjusting the level of the main charging current and the level of the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period; wherein the main charging stage includes: a second FET for conducting the main charging current; and main stage pulse generation circuitry for providing a main pulse to the gate of the second FET, the main pulse having a length approximately equal to the main charging time period; wherein the main stage pulse generation circuitry includes: a first CMOS inverter having an input, an output, and a propagation delay that can be adjusted by the temperature compensation circuit, the first CMOS inverter including a first p-channel transistor connected in series with a first n-channel transistor, the gates of the first p-channel transistor and the first n-channel transistor being coupled together to form the input for the first CMOS inverter; and a NAND gate having an output coupled to the gate of the second FET, an input coupled to the output of the first CMOS inverter, and another input coupled to a driver input node for receiving data from the data system.
Claim 14
Dependent Claim
302 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharge current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the main charging stage and the discharging stage for adjusting the level of the main charging current and the level of the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period; wherein the main charging stage includes: a second FET for conducting the main charging current; and main stage pulse generation circuitry for providing a main pulse to the gate of the second FET, the main pulse having a length approximately equal to the main charging time period; wherein the main stage pulse generation circuitry includes: a first CMOS inverter having an input, an output, and a propagation delay that can be adjusted by the temperature compensation circuit, the first CMOS inverter including a first p-channel transistor connected in series with a first n-channel transistor, the gates of the first p-channel transistor and the first n-channel transistor being coupled together to form the input for the first CMOS inverter; and a NAND gate having an output coupled to the gate of the second FET, an input coupled to the output of the first CMOS inverter, and another input coupled to a driver input node for receiving data from the data system.
Claim 15
Dependent Claim
67 words
A driver according to claim 10, wherein the temperature compensation circuit comprises: a third FET connected in series with the first p-channel transistor and the first n-channel transistor of the first CMOS inverter; and a positive temperature coefficient current generation circuit for adjusting the gate voltage of the third FET to control the length of the main charging time period and to compensate for variations in temperature.
Claim 16
Dependent Claim
102 words
A driver according to claim 11, wherein the positive temperature coefficient current generation circuit comprises: a fourth field-effect transistor (FET); a fifth FET having a larger current conducting channel than the current conducting channel of the fourth FET, the fifth FET having its gate coupled to the gate of the fourth FET; a first resistor coupled between a first node that is common with the source of the fourth FET and a second node that is common with the source of the fifth FET; and current generating circuitry for generating and maintaining substantially equal drain currents in the fourth and fifth FETs.
Claim 17
Dependent Claim
40 words
A driver according to claim 11, wherein the temperature compensation circuit further comprises: a programmable current transfer and modification stage for selectively programming the gate voltage of the third FET to control the length of the main charging time period.
Claim 18
Dependent Claim
147 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; an initial charging stage for providing an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period, the initial charging time period having a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET; a main charging stage for providing a main charging current to the gate of the first FET; and a discharging stage for providing a discharging current from the gate of the first FET to ground.
Claim 19
Dependent Claim
147 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; an initial charging stage for providing an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period, the initial charging time period having a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET; a main charging stage for providing a main charging current to the gate of the first FET; and a discharging stage for providing a discharging current from the gate of the first FET to ground.
Claim 20
Dependent Claim
53 words
A driver according to claim 14, wherein the initial charging stage comprises: second and third FETs connected in series between a first voltage supply and the gate of the first FET; and initial stage switching circuitry for switching the second and third FETs into simultaneous conducting states for the initial charging time period.
Claim 21
Dependent Claim
22 words
A driver according to claim 15, wherein the initial charging time period is approximately equal to one logic gate delay time period.
Claim 22
Dependent Claim
55 words
A driver according to claim 15, wherein the initial stage switching circuitry comprises: first and second inverters connected in series between a driver input node for connection to the data system and the gate of the second FET; and a third inverter connected between the driver input node and the gate of the third FET.
Claim 23
Dependent Claim
49 words
A driver according to claim 15, further comprising: a temperature compensation circuit coupled to the initial charging stage, the main charging stage, and the discharging stage for adjusting the level of the initial charging current, the main charging current and the discharging current to compensate for variations in temperature.
Claim 24
Dependent Claim
52 words
A driver according to claim 18, wherein the temperature compensation circuit comprises: a fourth FET connected in series with the second and third FETs of the initial charging stage; and a positive temperature coefficient current generation circuit for adjusting the gate voltage of the fourth FET to compensate for variations in temperature.
Claim 25
Dependent Claim
102 words
A driver according to claim 19, wherein the positive temperature coefficient current generation circuit comprises: a fifth field-effect transistor (FET); a sixth FET having a larger current conducting channel than the current conducting channel of the fifth FET, the sixth FET having its gate coupled to the gate of the fifth FET; a first resistor coupled between a first node that is common with the source of the fifth FET and a second node that is common with the source of the sixth FET; and current generating circuitry for generating and maintaining substantially equal drain currents in the fifth and sixth FETs.
Claim 26
Dependent Claim
212 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; an initial charging stage for providing an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period, the initial charging time period having a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharging current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the initial charging stage, the main charging stage, and the discharging stage for adjusting the level of the initial charging current, the main charging current, and the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period.
Claim 27
Dependent Claim
212 words
A driver for providing binary signals from a data system to a transmission line, the driver comprising: an output node for connection to the transmission line; a first field-effect transistor (FET) coupled between the output node and ground for conducting current from the output node to ground; an initial charging stage for providing an initial charging current to the gate of the first FET for a period of time not to exceed an initial charging time period, the initial charging time period having a length approximately equal to a period of time necessary to increase the gate voltage of the first FET from ground to the threshold voltage of the first FET; a main charging stage for providing a main charging current to the gate of the first FET for a period of time not to exceed a main charging time period; a discharging stage for providing a discharging current from the gate of the first FET to ground; and a temperature compensation circuit coupled to the initial charging stage, the main charging stage, and the discharging stage for adjusting the level of the initial charging current, the main charging current, and the discharging current to compensate for variations in temperature and for controlling the length of the main charging time period.
Claim 28
Dependent Claim
53 words
A driver according to claim 21, wherein the main charging stage comprises: a second FET for conducting the main charging current; and main stage pulse generation circuitry for providing a main pulse to the gate of the second FET, the main pulse having a length approximately equal to the main charging time period.
Claim 29
Dependent Claim
38 words
A driver according to claim 22, wherein the temperature compensation circuit comprises: a programmable current transfer and modification stage for selectively programming the length of the main pulse to control the length of the main charging time period.
Claim 30
Dependent Claim
68 words
A driver according to claim 21, wherein the initial charging stage comprises: third, fourth, and fifth FETs connected in series between a first voltage supply and the gate of the first FET, the gate voltage of the fourth FET being controlled by the temperature compensation circuit; and initial stage switching circuitry for switching the third and fifth FETs into simultaneous conducting states for the initial charging time period.
References Cited (Backward Citations)
US3333113A
Cited
US3899754A
Cited
US4254501A
Cited
US4393494A
Cited
US4385394A
Cited
US4419594A
Cited
WO1985002507A1
Cited
WO1985004774A1
Cited
WO1986001055A1
Cited
US4645948A
Cited
EP0199374A2
Cited
US4647912A
Cited
US4825402A
Cited
US4723108A
Cited
US4760292A
Cited
US4751404A
Cited
US4774422A
Cited
US5070256A
Cited
US4763021A
Cited
WO1989000362A1
Cited
US4855623A
Cited
US4929941A
Cited
US4894561A
Cited
US4855622A
Cited
US4972106A
Cited
US4922140A
Cited
US5293082A
Cited
US5021691A
Cited
US5118971A
Cited
EP0351820A2
Cited
US4980579A
Cited
US5095231A
Cited
US5041743A
Cited
US5304861A
Cited
US5023487A
Cited
US5081380A
Cited
US5015888A
Cited
US4978905A
Cited
US5165046A
Cited
US5021684A
Cited
US5023488A
Cited
US5017813A
Cited
US5117130A
Cited
WO1991020129A1
Cited
US5034632A
Cited
US5241221A
Cited
US5285116A
Cited
US5019728A
Cited
US5079456A
Cited
US5216292A
Cited
US5198701A
Cited
US5208492A
Cited
EP0504983A1
Cited
US5287386A
Cited
US5319258A
Cited
US5291071A
Cited
US5218239A
Cited
US5338987A
Cited
US5231315A
Cited
US5200654A
Cited
EP0557080A1
Cited
US5254883A
Cited
EP0575676A1
Cited
US5313118A
Cited
US5315174A
Cited
US5329184A
Cited
US5334882A
Cited
US5296756A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-30 | 1999-05-01 | 1999-10-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-30 | 2003-05-01 | 2003-10-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-30 | 2007-05-01 | 2007-10-31 | $7700.00 | Window Closed / Lapsed |